- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368046 > PLI9080 (Electronic Theatre Controls, Inc.) PCI I/O ACCELERATOR PDF資料下載
參數(shù)資料
| 型號： | PLI9080 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | PCI I/O ACCELERATOR |
| 中文描述： | 的PCI I / O加速器 |
| 文件頁數(shù)： | 57/133頁 |
| 文件大?。?/td> | 883K |
| 代理商： | PLI9080 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁當(dāng)前第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁
SECTION 4
PCI 9080
REGISTERS
PLX Technology, Inc., 1997
Page 49
Version 0.93
4.3.2 (PCISR; PCI:06h, LOC:06h) PCI Status Register
Table 4-12. (PCISR; PCI:06h, LOC:06h) PCI Status Register
Field
Description
Read
Write
Value after Reset
5:0
Reserved.
Yes
No
0
6
If high, supports User Definable Features. This bit can only be written from the local
side. It is read-only from the PCI side.
Yes
Local
0
7
Fast Back-to-Back Capable. When this bit is set to 1, it indicates the adapter can
accept fast back-to-back transactions. A value of 0 indicates the adapter cannot.
Yes
No
1
8
Master Data Parity Error Detected. This bit is set to 1 when three conditions are met: 1)
the PCI 9080 asserted PERR# itself or observed PERR# asserted; 2) the PCI 9080
was the bus master for the operation in which the error occurred; 3) the Parity Error
Response bit in the Command Register is set. Writing a 1 to this bit clears the bit (0).
Yes
Yes/Clr
0
10:9
DEVSEL Timing. Indicates timing for DEVSEL# assertion. (A value of 01 is medium.)
Yes
No
01
11
Target Abort. When this bit is set to 1, this bit indicates the PCI 9080 has signaled
a target abort. Writing a 1 to this bit clears the bit (0).
Yes
Yes/Clr
0
12
Received Target Abort. When set to 1, this bit indicates the PCI 9080 has received a
target abort signal. Writing a 1 to this bit clears the bit (0).
Yes
Yes/Clr
0
13
Master Abort. When set to 1, this bit indicates the PCI 9080 has generated a master
abort signal. Writing a 1 to this bit clears the bit (0).
Yes
Yes/Clr
0
14
Signaled System Error. When set to 1, this bit indicates the PCI 9080 has reported a
system error on the SERR# signal. Writing a 1 to this bit clears the bit (0).
Yes
Yes/Clr
0
15
Detected Parity Error. When set to 1, this bit indicates the PCI 9080 has detected
a PCI bus parity error, even if parity error handling is disabled (the Parity Error
Response bit in the Command Register is clear). One of three conditions can cause
this bit to be set. 1) the PCI 9080 detected a parity error during a PCI address
phase; 2) the PCI 9080 detected a data parity error when it was the target of a write; 3)
the PCI 9080 detected a data parity error when performing a master read operation.
Writing a 1 to this bit clears the bit (0).
Yes
Yes/Clr
0
4.3.3 (PCIREV; PCI:08h, LOC:08h) PCI Revision ID Register
Table 4-13. (PCIREV; PCI:08h, LOC:08h) PCI Revision ID Register
Field
Description
Read
Write
Value after Reset
7:0
Revision ID. The silicon revision of the PCI 9080.
Yes
Local/
EEPROM
Current Rev #
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PLL0210A | PHASE LOCKED LOOP |
| PLL0210A | PHASE LOCKED LOOP |
| PLL0305A | Serial-Input Frequency Synthesizer |
| PLL1045A | Phase-Locked Loop |
| PLL1070A | PHASE LOCKED LOOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PLI-A10 | 制造商:Banner Engineering 功能描述:Plastic Fiber Convergent, Core Dia.: 0.5 mm & 9 x 0.25 mm, Fiber Length 2 m, Le |
| PLIC/DUSB_PHY/AA | 制造商:PLDA 功能描述:PROJECT ENCRYPTED LICENSE FOR A SUPERSPEED USB DEVICE CONTR - Virtual or Non-Physical Inventory (Software & Literature) |
| PLIC/DUSB_PHY/XX | 制造商:PLD Applications Inc 功能描述:PROJECT ENCRYPTED LICENSE FOR A SUPERSPEED USB DEVICE CONTR - Virtual or Non-Physical Inventory (Software & Literature) 制造商:PLDA 功能描述:PROJECT ENCRYPTED LICENSE FOR A SUPERSPEED USB DEVICE CONTR - Virtual or Non-Physical Inventory (Software & Literature) |
| PLIC/EZDMA/X8/GEN1/XX | 制造商:PLD Applications Inc 功能描述:PERMANENT ENCRYPTED LICENSE FOR A X1/X4/X8 PCIE EZDMA IP - Virtual or Non-Physical Inventory (Software & Literature) |
| PLIC/LITE/X8/GEN1/XX | 制造商:PLD Applications Inc 功能描述:PERMANENT ENCRYPTED LICENSE FOR A X1/X4/X8 PCI EXPRESS IP C - Virtual or Non-Physical Inventory (Software & Literature) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。