參數(shù)資料
型號： PLI9080
廠商： Electronic Theatre Controls, Inc.
英文描述： PCI I/O ACCELERATOR
中文描述： 的PCI I / O加速器
文件頁數(shù)： 32/133頁
文件大小： 883K
代理商： PLI9080
SECTION 3
PCI 9080
FUNCTIONAL DESCRIPTION
PLX Technology, Inc., 1997
Page 24
Version 0.93
3.6.2 Chaining Mode DMA
Chaining DMA operates as follows:
The Host Processor or the Local Processor sets up
descriptor blocks in local or host memory that are
composed of a PCI address, local address, transfer
count, transfer direction and address of the next
descriptor block. The Host or Local Processor then sets
up the address of the initial descriptor block in the
descriptor pointer register of the PCI 9080 and initiates
the transfer by setting a control bit. The PCI 9080 loads
the first descriptor block and initiates the data transfer.
The PCI 9080 continues to load descriptor blocks and
transfer data until it detects the end of chain bit is set in
the next descriptor pointer register. The PCI 9080 can
be programmed to interrupt the local processor by
setting the "Interrupt after Terminal Count" bit or PCI
host upon completion of each block transfer and after all
block transfers are complete (done) (refer to Figure 3-8).
If the chaining descriptors are located in local memory,
the DMA controller can be programmed to clear the
transfer size at the completion of each DMA. (Refer to
"DMA Clear Count Mode").
Note: The DMA descriptor can be on the local memory
or PCI memory, or both (first descriptor on local
memory, and second descriptor on PCI memory).
Set up First Descriptor
Pointer Register
(First only requires
Descriptor Pointer)
First PCI Address
First Memory Block
to Transfer
First Memory Block
to Transfer
Next Memory Block
to Transfer
Next Memory Block
to Transfer
Local or
Host
Memory
PCI Host
Memory
Mode Register
Set DMA Mode
to Chaining
Command/Status Register
Set the Enable and
Go bits in the DMA
Command/Status Register
to Initate DMA Transfer
First Local Address
First Transfer Size (byte count)
Next Descriptor Pointer
Descriptor Pointer Register
PCI Address
Local Address
Transfer Size (byte count)
Next Descriptor Pointer
End of Chain
Specification Bit
Figure 3-8. Chaining DMA Initialization
相關(guān)PDF資料
PDF描述
PLL0210A PHASE LOCKED LOOP
PLL0210A PHASE LOCKED LOOP
PLL0305A Serial-Input Frequency Synthesizer
PLL1045A Phase-Locked Loop
PLL1070A PHASE LOCKED LOOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PLI-A10 制造商:Banner Engineering 功能描述:Plastic Fiber Convergent, Core Dia.: 0.5 mm & 9 x 0.25 mm, Fiber Length 2 m, Le
PLIC/DUSB_PHY/AA 制造商:PLDA 功能描述:PROJECT ENCRYPTED LICENSE FOR A SUPERSPEED USB DEVICE CONTR - Virtual or Non-Physical Inventory (Software & Literature)
PLIC/DUSB_PHY/XX 制造商:PLD Applications Inc 功能描述:PROJECT ENCRYPTED LICENSE FOR A SUPERSPEED USB DEVICE CONTR - Virtual or Non-Physical Inventory (Software & Literature) 制造商:PLDA 功能描述:PROJECT ENCRYPTED LICENSE FOR A SUPERSPEED USB DEVICE CONTR - Virtual or Non-Physical Inventory (Software & Literature)
PLIC/EZDMA/X8/GEN1/XX 制造商:PLD Applications Inc 功能描述:PERMANENT ENCRYPTED LICENSE FOR A X1/X4/X8 PCIE EZDMA IP - Virtual or Non-Physical Inventory (Software & Literature)
PLIC/LITE/X8/GEN1/XX 制造商:PLD Applications Inc 功能描述:PERMANENT ENCRYPTED LICENSE FOR A X1/X4/X8 PCI EXPRESS IP C - Virtual or Non-Physical Inventory (Software & Literature)
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*