- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383644 > MT90500AL (Mitel Networks Corporation) Multi-Channel ATM AAL1 SAR PDF資料下載
參數(shù)資料
| 型號(hào)： | MT90500AL |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | Multi-Channel ATM AAL1 SAR |
| 中文描述： | 多通道自動(dòng)柜員機(jī)AAL1特區(qū) |
| 文件頁(yè)數(shù)： | 92/159頁(yè) |
| 文件大?。?/td> | 514K |
| 代理商： | MT90500AL |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)當(dāng)前第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)
MT90500
92
Table 27 - RX_SAR Status Register
Address: 3002 (Hex)
Label: RXSSR
Reset Value: 0000 (Hex)
Label
Bit
Position
Type
Description
Reserved
4:0
R/O
Reserved. Always read as “0_0000”.
APE
5
R/O/L
AAL1-byte Parity Error. ‘0’ = Event has not occurred. ‘1’ = Event has occurred. Writing a ‘1’
over this bit clears it.
ACE
6
R/O/L
AAL1-byte CRC Error. ‘0’ = Event has not occurred. ‘1’ = Event has occurred. Writing a ‘1’
over this bit clears it.
SNE
7
R/O/L
AAL1-byte Sequence Number Error. ‘0’ = Event has not occurred. ‘1’ = Event has occurred.
Writing a ‘1’ over this bit clears it.
PPE
8
R/O/L
Pointer-byte Parity Error. ‘0’ = Event has not occurred. ‘1’ = Event has occurred. Writing a
‘1’ over this bit clears it.
PORE
9
R/O/L
Pointer-byte Out of Range Error. ‘0’ = Event has not occurred. ‘1’ = Event has occurred.
Writing a ‘1’ over this bit clears it.
WURE
10
R/O/L
Write Underrun Error. ‘0’ = Event has not occurred. ‘1’ = Event has occurred. Writing a ‘1’
over this bit clears it.
WORE
11
R/O/L
Write Overrun Error. ‘0’ = Event has not occurred. ‘1’ = Event has occurred. Writing a ‘1’
over this bit clears it.
MCR
12
R/O/L
Misc. Counter Rollover. If set, the RX_SAR Misc. Event Counter Register at 3012h has
rolled over. Writing a ‘1’ over this bit clears it.
WURCR
13
R/O/L
Write Underrun Counter Rollover. If set, the RX_SAR Underrun Event Counter Register at
3022h has rolled over. Writing a ‘1’ over this bit clears it.
WORCR
14
R/O/L
Write Overrun Counter Rollover. If set, the RX_SAR Overrun Event Counter Register at
3032h has rolled over. Writing a ‘1’ over this bit clears it.
RXSERV
15
R/O/L
RX Service. This bit is set if any of bits<14:5> in this register is set. Writing a ‘1’ over this bit
clears it.
Table 28 - RX_SAR Misc. Event ID Register
Address: 3010 (Hex)
Label: RXMEID
Reset Value: 0000 (Hex)
Label
Bit
Position
Type
Description
MISCID
15:0
R/W
MISC. Event ID number. This 16-bit register holds bits<19:4> of the address of the RX
Control Structure that caused the last miscellaneous error. This register is only affected by
the miscellaneous errors that are selected via the 5 least significant bits of the RX_SAR
Control Register (3000h). This register will also be updated if the TESTS bit is set in the
RX_SAR Control Register.
Table 29 - RX_SAR Misc. Event Counter Register
Address: 3012 (Hex)
Label: RXMECT
Reset Value: 0000 (Hex)
Label
Bit
Position
Type
Description
MISCC
15:0
R/W
MISC. Event Count. This 16-bit register’s value is incremented each time a miscellaneous
error occurs. A miscellaneous error is considered to have occurred if any of bits<9:5> in the
RX_SAR Status Register at 3002h is set and the corresponding miscellaneous select bit in
bits<4:0> of the RX_SAR Control Register (3000h) is also set. This register is also
incremented if TESTS is set in the RX_SAR Control Register.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90502 | Multi-Channel AAL2 SAR(多通道 ATM AAL2分段及重組設(shè)備（基于通訊總線的系統(tǒng)與ATM網(wǎng)絡(luò)的接口）) |
| MT90732AP | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT90732 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT90733 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT90733AP | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90500AL-ENG1 | 制造商:Mitel Networks Corporation 功能描述: |
| MT90502 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Multi-Channel AAL2 SAR |
| MT90502_06 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Multi-Channel AAL2 SAR |
| MT90502AG | 制造商:Rochester Electronics LLC 功能描述: 制造商:Zarlink Semiconductor Inc 功能描述: |
| MT90503 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:2048VC AAL1 SAR |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。