- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄383644 > MT90500AL (Mitel Networks Corporation) Multi-Channel ATM AAL1 SAR PDF資料下載
參數(shù)資料
| 型號(hào)： | MT90500AL |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | Multi-Channel ATM AAL1 SAR |
| 中文描述： | 多通道自動(dòng)柜員機(jī)AAL1特區(qū) |
| 文件頁(yè)數(shù)： | 77/159頁(yè) |
| 文件大?。?/td> | 514K |
| 代理商： | MT90500AL |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)當(dāng)前第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)
MT90500
77
4.7
Microprocessor Interface
4.7.1
General
This interface allows an external control device (microprocessor) to configure and confirm the status of the
MT90500 via access to internal control and status registers and access to the external device memories. It
supports a variety of software maskable interrupt services.
The CPU interface allows external microprocessors to program the MT90500 and its external memory. The
interface supports word (16-bit) data accesses only. The AEM pin determines if the access is to internal
registers (‘0’), or to external memory (‘1’).
The CPU module features internal registers that are used to control and monitor the operation of the MT90500.
See Main Control Register (0000h) and Main Status Register (0002h) in Section 5.2.
Detailed timing diagrams for the microprocessor interface are shown in Section 6.2.3, “CPU Interface -
Accessing Registers and External Memory”.
4.7.2
A Programming Example - How to Set Up a VC
The basic sequence for initializing a connection at the MT90500 can be summarized in 5 functional steps.
In outlining the basic steps, we consider the need to allocate an ATM Virtual Circuit to one or more 64 kbps
channels present at the ST-BUS interface (ST[15:0]). In this particular scenario, we focus on a channel to be
received from the ST-BUS interface and sent out at the ATM interface (i.e. the transmit process). A similar
procedure (albeit in the reverse order) will have to be repeated for the case whereby an ATM VC is received
and transferred to the associated 64 kbps channel at the ST-BUS interface (i.e. the receive process).
1 - The CPU identifies which 64 kbps time slot(s) or N x 64 kbps grouped channel(s) must be selected
on the ST-BUS backplane. The identification of the selected channels is done via a command from the
driver managing the device.
2 - The CPU identifies which of the Transmit Circular Buffers are available to receive the 64 kbps time
slots from the ST-BUS interface. The number of circular buffers available will depend on the number of
time slots and the data rate selected at the ST-BUS backplane interface (256 time slots @ 2.048 Mbps,
512 time slots @ 4.096 Mbps or 1024 time slots @ 8.192 Mbps).
3 - Once the selection of the circular buffers is made, the CPU maps the time slots to be serviced and
therefore to be transferred to the external circular buffers. This is performed via programmable pointers
in the Transmit Circular Buffer Control Structure, located in external memory.
4 - The CPU starts filling the Transmit Control Structure(s). This information is programmed in external
memory and identifies (in summary) the ATM cell header bytes, the circular buffer address(es) from
which the device will take the time slots and assemble cells, and whether or not this is a partially-filled
cell.
5 - Once the ATM cell structure for a particular VC is complete, the CPU can program the scheduler,
which basically tells the MT90500 how many and which tasks must be executed every 125
μ
s.
If multiple ATM Virtual Circuits have to be opened simultaneously, the CPU can execute items 1 to 4 taking into
consideration all the TDM channels being treated. However, item 5 can be optimized to provide some fairness
in the general TX_SAR engine so that the device can perform up to 1024 specific ATM VC cell assembly
functions using minimal memory and processing time requirements. The details of that operation, as well as
specific VC setup examples, are provided in the MT90500 Programmers’ Manual.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90502 | Multi-Channel AAL2 SAR(多通道 ATM AAL2分段及重組設(shè)備（基于通訊總線的系統(tǒng)與ATM網(wǎng)絡(luò)的接口）) |
| MT90732AP | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT90732 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT90733 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT90733AP | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90500AL-ENG1 | 制造商:Mitel Networks Corporation 功能描述: |
| MT90502 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Multi-Channel AAL2 SAR |
| MT90502_06 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Multi-Channel AAL2 SAR |
| MT90502AG | 制造商:Rochester Electronics LLC 功能描述: 制造商:Zarlink Semiconductor Inc 功能描述: |
| MT90503 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:2048VC AAL1 SAR |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。