- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383644 > MT90500AL (Mitel Networks Corporation) Multi-Channel ATM AAL1 SAR PDF資料下載
參數(shù)資料
| 型號(hào)： | MT90500AL |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | Multi-Channel ATM AAL1 SAR |
| 中文描述： | 多通道自動(dòng)柜員機(jī)AAL1特區(qū) |
| 文件頁(yè)數(shù)： | 19/159頁(yè) |
| 文件大?。?/td> | 514K |
| 代理商： | MT90500AL |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)當(dāng)前第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)
MT90500
19
3.
Pin Descriptions
I/O types are: Output (O), Input (I), Bidirectional (I/O), Power (PWR), or Ground (GND).
Input pad types are: TTL, CMOS, Differential, or Schmitt. The notations “PU” and “PD” are used, respectively,
to indicate that a pad has an internal pullup or pulldown resistor. TTL (5V) inputs are pulled-up to the 5V rail,
CMOS (3.3V) inputs are pulled-up to the 3.3V rail. These weak internal resistors should not be relied upon for
fast data transitions. The 3.3V CMOS inputs have a switching threshold of 1.6V, and tolerate input levels of up
to 5V; therefore they are 5V TTL compatible (with the exception of the TRISTATE pin, which is not 5V tolerant).
Output pad types are generally described by voltage and current capability. Output types used are: 3.3V, 4mA;
5V, 4mA; 5V, 12mA; and open-drain. A notation of “SR” indicates that the pad is slew-rate limited. 3.3V CMOS
outputs will satisfy 5V TTL input thresholds at the rated current.
Table 1 - Primary UTOPIA Bus Pins
Pin #
Pin Name
I/O
Type
Description
49, 48, 47, 46,
45, 44, 39, 38
PTXDATA[7:0]
O
5V, 4mA
Primary UTOPIA transmit data bus. Byte-wide data driven from MT90500 to PHY
device. Bit 7 is the MSB.
52
PTXSOC
O
5V, 4mA
Primary UTOPIA transmit start of cell signal. Asserted by the MT90500 when
PTXDATA[7:0] contains the first valid byte of the cell.
51
PTXEN
O
5V, 4mA
Primary UTOPIA transmit data enable. Active LOW signal asserted by the
MT90500 during cycles when PTXDATA[7:0] contains valid cell data.
53
PTXCLAV
I
TTL PU
Primary UTOPIA transmit cell available indication signal. For cell level flow
control, PTXCLAV is asserted by the PHY to indicate to the MT90500 that the
PHY can accept the transfer of a complete cell.
82
PTXCLK
I/O
TTL PU /
5V, 4mA
SR
Primary UTOPIA transmit clock. Data transfer & synchronization clock provided by
the MT90500 to the PHY for transmitting data on PTXDATA[7:0]; software
configurable (in Main Control Register at 0000h) to run at up to 25 MHz. Note that
this pin should be configured as an output for exact compliance with UTOPIA
Level 1, V2.01.
50
PTXPAR
O
5V, 4mA
Primary UTOPIA transmit parity. This signal is the odd parity bit over
PTXDATA[7:0].
57, 58, 59, 62,
63, 64, 65, 66
PRXDATA[7:0]
I
TTL PU
Primary UTOPIA receive data bus. Byte-wide data driven from the PHY to the
MT90500. PRXDATA[7] is the MSB.
56
PRXSOC
I
TTL PU
Primary UTOPIA receive start of cell signal. Asserted by the PHY when
PRXDATA[7:0] contains the first valid byte of a cell.
55
PRXEN
I
TTL PU
Primary UTOPIA bus data enable. Active LOW signal normally asserted by the
secondary SAR to indicate that PRXDATA[7:0], PRXSOC, and PRXCLAV will be
sampled at the end of the next clock cycle. If no secondary SAR is used, ground
this pin at the MT90500 and PHY devices. Note that the UTOPIA standard permits
this signal to be permanently asserted (see UTOPIA Level 1, V2.01, footnote 6).
54
PRXCLAV
I
TTL PU
Primary UTOPIA receive cell available indication signal. For cell level flow control,
PRXCLAV is asserted by the PHY to indicate it has a complete cell available for
transfer to the RX UTOPIA port.
79
PRXCLK
I
TTL PU
Primary UTOPIA bus receive clock. This clock, which can run at up to 25 MHz, is
provided by the secondary SAR device. If no secondary SAR is used, connect to
PTXCLK (this will provide exact compliance with the UTOPIA Level 1, V2.01
specification).
Refer to Figure 63 on page 139 for implementation details regarding the interface between two MT90500s and an external AAL5 SAR.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90502 | Multi-Channel AAL2 SAR(多通道 ATM AAL2分段及重組設(shè)備（基于通訊總線的系統(tǒng)與ATM網(wǎng)絡(luò)的接口）) |
| MT90732AP | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT90732 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT90733 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT90733AP | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90500AL-ENG1 | 制造商:Mitel Networks Corporation 功能描述: |
| MT90502 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Multi-Channel AAL2 SAR |
| MT90502_06 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Multi-Channel AAL2 SAR |
| MT90502AG | 制造商:Rochester Electronics LLC 功能描述: 制造商:Zarlink Semiconductor Inc 功能描述: |
| MT90503 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:2048VC AAL1 SAR |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。