- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄383644 > MT90500AL (Mitel Networks Corporation) Multi-Channel ATM AAL1 SAR PDF資料下載
參數(shù)資料
| 型號(hào)： | MT90500AL |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | Multi-Channel ATM AAL1 SAR |
| 中文描述： | 多通道自動(dòng)柜員機(jī)AAL1特區(qū) |
| 文件頁(yè)數(shù)： | 28/159頁(yè) |
| 文件大?。?/td> | 514K |
| 代理商： | MT90500AL |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)當(dāng)前第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)
MT90500
28
4.
Functional Description
As shown in Figure 1, “MT90500 Block Diagram,” on page 12, the MT90500 device consists of the following
major components: TDM Module, External Memory Controller, TX_SAR, RX_SAR, UTOPIA Module, Clock
Recovery, Microprocessor Interface, and Test Interface. This section describes each module in detail.
4.1
TDM Module
This circuit module is the interface to the Time Division Multiplexed (TDM) buses, which carry N x 64kbps data.
The TDM module interfaces are:
16 bidirectional TDM data streams on pins ST[15:0]; these pins can be configured through soft-
ware registers to support various bus formats (ST-BUS, MVIP, H-MVIP, SCSA, or IDL) and data
rates of 2.048 Mbps, 4.096 Mbps, or 8.192 Mbps; (For the selection of the bus type, see TDM Bus
Type Register at address 6010h in Section 5.)
the TDM bus clocks (CLKx2, CLKx1) and frame synchronization signal (FSYNC);
the TDM bus ancillary signals such as SEC8K (MVIP) and CLKFAIL (SCSA);
a local TDM bus (LOCx2, LOCx1, LSYNC, LOCSTi, and LOCSTo); the format of the bus, which
runs at 2.048 Mbps (LOCx2 = 4.096 Mbps), is user-programmable via software (see Local Bus
Type Register at address 6020h).
The TDM module moves TDM data from the TDM serial inputs to the external memory (where it is read by the
TX_SAR) in the transmit direction, and from the external memory (where it was written by the RX_SAR) to the
TDM outputs in the receive direction. This is done with the aid of an internal TDM frame buffer, which is used to
buffer 4 frames of each TDM channel in both directions; i.e. four frames in the receive direction (ATM to TDM),
and four frames in the transmit direction (TDM to ATM). The TDM module can be divided into four main
processes:
TDM Clock Logic, which controls all the operations related to clock generation and clock signal
monitoring on the TDM bus;
TDM Interface Operation, which controls the input and output of the serial TDM data;
TDM Data to External Memory Process, which transfers TDM input data into Transmit Circular
Buffers in the external memory;
External Memory to TDM Data Output Process, which transfers TDM output data from Receive
Circular Buffers in the external memory to the TDM output bus.
Each of these processes are described in detail below.
4.1.1
TDM Clock Logic
The TDM Clock Logic controls all of the operations related to clock generation and clock signal monitoring on
the TDM bus. The block diagram of the TDM Clock Logic is shown in Figure 3. This module consists of several
blocks, including: selection logic for an 8 kHz reference for the external PLL (REF8KCLK), the main TDM bus
clock generation logic, the local TDM bus clock generation logic, the clock drivers & clock selection for the
SEC8K signal, and the clock failure detection logic.
4.1.1.1
TDM Timing Modes
The MT90500 supports 4 major TDM timing modes. There are also a number of TDM timing features which are
independent of the TDM timing mode being used:
The SEC8K pin (MVIP compatibility) can be programmed as either output or input. The SEC8KEN
bit in the MCGCR Register (6090h) enables the SEC8K pin driver. If the SEC8K pin is enabled as
an output, the SEC8KSEL bit in the same register selects the source for this signal (the EX_8KA
input, or the internal 8 kHz FS_INT signal which is derived from CLK16).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90502 | Multi-Channel AAL2 SAR(多通道 ATM AAL2分段及重組設(shè)備（基于通訊總線的系統(tǒng)與ATM網(wǎng)絡(luò)的接口）) |
| MT90732AP | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT90732 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT90733 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT90733AP | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90500AL-ENG1 | 制造商:Mitel Networks Corporation 功能描述: |
| MT90502 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Multi-Channel AAL2 SAR |
| MT90502_06 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Multi-Channel AAL2 SAR |
| MT90502AG | 制造商:Rochester Electronics LLC 功能描述: 制造商:Zarlink Semiconductor Inc 功能描述: |
| MT90503 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:2048VC AAL1 SAR |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。