參數(shù)資料
型號(hào)： MT90500AL
廠商： Mitel Networks Corporation
英文描述： Multi-Channel ATM AAL1 SAR
中文描述： 多通道自動(dòng)柜員機(jī)AAL1特區(qū)
文件頁(yè)數(shù)： 6/159頁(yè)
文件大?。?/td> 514K
代理商： MT90500AL
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)
MT90500
6
List of Figures
Figure 1 -
Figure 2.
Figure 3 -
Figure 4 -
Figure 5 -
Figure 6 -
Figure 7 -
Figure 8 -
Figure 9 -
Figure 10 - Read / Write Turnaround Cycles.......................................................................................................40
Figure 11 - Read / Read Turnaround Cycles.......................................................................................................41
Figure 11 - Read / Write turnaround Cycles........................................................................................................41
Figure 12 - AAL1 ATM Cell Format.....................................................................................................................42
Figure 13 - Partially-Filled AAL1 and CBR-AAL0 Cell Formats...........................................................................43
Figure 14 - CBR-AAL5 Cell Format....................................................................................................................44
Figure 15 - Transmit Event Scheduler.................................................................................................................49
Figure 17 - Transmit Control Structure Format (CBR-AAL5)...............................................................................50
Figure 16 - Transmit Control Structure Format (AAL1 & CBR-AAL0) .................................................................51
Figure 18 - a: Sample Three-Channel Transmit Control Structure (AAL1/CBR-AAL0).......................................53
Figure 18 - b: Sample One-Channel Transmit Control Structure (CBR-AAL5) ...................................................53
Figure 19 - Overview of CBR Data Transmission Process..................................................................................54
Figure 20 - VC Pointer For Scheduler-Controlled Non-CBR Data Cell ...............................................................55
Figure 21 - Transmit Non-CBR Data Cell Structure Format................................................................................56
Figure 22 - RX_SAR Control Structure................................................................................................................58
Figure 23 - Overrun and Underrun Situations .....................................................................................................60
Figure 24 - MT90500 Daisy Chain Example........................................................................................................62
Figure 25 - Mux and Internal FIFO Sub-Module Block Diagram .........................................................................63
Figure 26 - Receive Cell Selection Process........................................................................................................65
Figure 27 - MT90500 Cell Receive Process........................................................................................................66
Figure 28 - Look-up Table Non-CBR Data Entry.................................................................................................67
Figure 29 - Received Non-CBR Data Cell Internal Format..................................................................................68
Figure 30 - Overview of CBR Data Reception Process.......................................................................................69
Figure 31 - Adaptive Clock Recovery Sub-Module (Simplified Functional Block Diagram).................................70
Figure 32 - Timing Reference Cell Processing State Machine............................................................................71
Figure 33 - Transmit SRTS Operation.................................................................................................................73
Figure 34 - Receive SRTS Operation..................................................................................................................74
Figure 35 - Clock Recovery Using SRTS Method (Hardware)............................................................................75
Figure 36 - Clock Recovery Using SRTS Method (CPU)....................................................................................76
Figure 37 - A Typical JTAG Test Connection......................................................................................................79
Figure 38. MT90500 Interrupt Structure.............................................................................................................81
Figure 39 - Nominal TDM Bus Timing...............................................................................................................114
Figure 40 - Main TDM Bus Output Clocking Parameters - Positive Frame Pulse.............................................115
Figure 41 - Main TDM Bus Output Clocking Parameters - Negative Frame Pulse ...........................................115
Figure 42 - Main TDM Bus - Serial Output Timing ............................................................................................116
Figure 43 - Main TDM Bus - 2/4 Sampling........................................................................................................118
Figure 44 - Main TDM Bus - 3/4 Sampling........................................................................................................118
Figure 45 - Main TDM Bus - 4/4 Sampling........................................................................................................119
Figure 46 - Local TDM Bus Output Parameters - Positive Frame Pulse...........................................................121
MT90500 Block Diagram...................................................................................................................12
Pin Connections................................................................................................................................26
TDM Clock Selection and Generation Logic.....................................................................................29
TDM Frame Buffer to External Memory Transfer..............................................................................33
Transmit Circular Buffer Control Structure........................................................................................34
External Memory to TDM Frame Buffer Transfer..............................................................................35
External Memory to Internal Memory Control Structure....................................................................37
Memory Read Pipeline Length..........................................................................................................38
Logical Byte Address vs. Physical Address and Memory Banks......................................................39
相關(guān)PDF資料
PDF描述
MT90502 Multi-Channel AAL2 SAR(多通道 ATM AAL2分段及重組設(shè)備（基于通訊總線的系統(tǒng)與ATM網(wǎng)絡(luò)的接口）)
MT90732AP Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
MT90732 Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
MT90733 Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
MT90733AP Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT90500AL-ENG1 制造商:Mitel Networks Corporation 功能描述:
MT90502 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:Multi-Channel AAL2 SAR
MT90502_06 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:Multi-Channel AAL2 SAR
MT90502AG 制造商:Rochester Electronics LLC 功能描述: 制造商:Zarlink Semiconductor Inc 功能描述:
MT90503 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:2048VC AAL1 SAR
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*