- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383644 > MT90500AL (Mitel Networks Corporation) Multi-Channel ATM AAL1 SAR PDF資料下載
參數(shù)資料
| 型號(hào)： | MT90500AL |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | Multi-Channel ATM AAL1 SAR |
| 中文描述： | 多通道自動(dòng)柜員機(jī)AAL1特區(qū) |
| 文件頁(yè)數(shù)： | 29/159頁(yè) |
| 文件大小： | 514K |
| 代理商： | MT90500AL |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)當(dāng)前第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)
MT90500
29
The CLKx2 signal can be selected as single-ended or differential. (Differential CLKx2 allows com-
patibility with the H-MVIP bus.) In TDM Timing Slave, the CLKx2 signal can be input on the CLKx2
pin, or the differential CLKx2PI and CLKx2NI pins. This selection is made with CLKTYPE in the
TDM Bus Type Register at address 6010h. In TDM Timing Master, the CLKx2 signal is output on
the CLKx2/CLKx2PO pin, and an inverted clock is available on the CLKx2NO pin.
The MT90500 supports the following TDM timing modes:
TDM Timing Bus Slave - CLKx2 Reference
(CLKMASTER = ‘0’ in TDM Bus Type Register at 6010h)
In this mode, the MT90500 is configured as a TDM Timing Slave and all internal TDM timing is synchronized to
the TDM clock inputs: CLKx2, CLKx1, and FSYNC. The following sub-modes are also selectable:
The CLKx1 can be an input at the CLKx1 pin, or it can be derived internally from CLKx2. This is
controlled by TCLKSYN (address 6010h). If the CLKx1 pin is not used as an input in TDM Slave
mode, it remains high-impedance.
TDM Timing Slave operation takes its 8 kHz framing from the FSYNC input pin, which would usu-
ally be driven by the TDM bus. To support other implementations, the REF8KCLK output remains
active in TDM Slave mode. An 8 kHz reference output can be made available at REF8KCLK,
selectable from the EX_8KA input, the SEC8K pin, or one of the internal dividers. In addition, the
FREERUN output can be used to monitor the presence of REF8KCLK.
Main TDM
Bus Timing
and
Clock
Generation
Logic
0
1
2
3
External
PLL
(Optional)
CLKx2
FSYNC
EX_8KA
MCLK
RXVCLK
REF8KCLK
0
1
PLLCLK
SEC8K
0
1
Figure 3 - TDM Clock Selection and Generation Logic
CLKx2
CLKx1
FSYNC
Master/Slave
Clock Absent
Detection
Logic
SEC8KEN
FREERUN
Local TDM
Bus
Clock
Generation
Logic
LOCx2
LOCx1
LSYNC
L
M
MT9041 or
other PLL
CLK16
(16.384 MHz)
0
1
SEC8K_INT
EX_8KA_INT
REFSEL<1:0>
DIVCLK_SRC
BEPLL
SEC8KSEL
Adaptive
Clock
Recovery
ATM Cells
Divide by 2
to 16384
Divide by
1,2,4,or 8
FSYNC
EX_8KA_INT
REF8KCLK
Detection
Logic
External CPU Bus
I
FS_INT
FS_INT
DIV1...8
PHLEN
Square
Square
SEC8K_SQ
EX_8KA_SQ
All control bits shown are in Master Clock Generation Control Register (6090h).
1 0
1
0
CLKx1
MT90500
SRTS Clock
Recovery
FNXI
SRTS
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90502 | Multi-Channel AAL2 SAR(多通道 ATM AAL2分段及重組設(shè)備（基于通訊總線的系統(tǒng)與ATM網(wǎng)絡(luò)的接口）) |
| MT90732AP | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT90732 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT90733 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT90733AP | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90500AL-ENG1 | 制造商:Mitel Networks Corporation 功能描述: |
| MT90502 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Multi-Channel AAL2 SAR |
| MT90502_06 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Multi-Channel AAL2 SAR |
| MT90502AG | 制造商:Rochester Electronics LLC 功能描述: 制造商:Zarlink Semiconductor Inc 功能描述: |
| MT90503 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:2048VC AAL1 SAR |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。