- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383644 > MT90500AL (Mitel Networks Corporation) Multi-Channel ATM AAL1 SAR PDF資料下載
參數(shù)資料
| 型號(hào)： | MT90500AL |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | Multi-Channel ATM AAL1 SAR |
| 中文描述： | 多通道自動(dòng)柜員機(jī)AAL1特區(qū) |
| 文件頁(yè)數(shù)： | 38/159頁(yè) |
| 文件大小： | 514K |
| 代理商： | MT90500AL |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)當(dāng)前第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)
MT90500
38
4.2
External Memory Controller
The external memory controller block of the MT90500 resides between the internal blocks and the external
memory. It receives memory access requests from the internal blocks (TDM Interface, TX_SAR, RX_SAR,
UTOPIA, and Microprocessor modules) and services them by reading data from, or writing data to, the external
memory. The MT90500 pins connecting to the external memory consist of: 18 address bits (MEM_ADD[17:0]),
4 memory bank/chip selection bits (MEM_CS[1:0][H/L]), 32 data bits (MEM_DAT[31:0]), 4 parity bits
(MEM_PAR[3:0]) used as TDM Read Underrun flags, 4 write enable bits (MEM_WR[3:0]), a memory output
enable bit (MEM_OE), and a memory clock (MEMCLK). The external memory controller block ensures the
proper timing of all memory signals and the flow control of the external memory’s data bus. The external
memory controller block also converts a 21-bit internal byte-oriented address to a memory bank selection and
a physical address. (The 2 LSBs select one byte within the 4-byte/double-word wide data bus, up to 18 bits
select a particular double-word address, and the MSB selects one of two possible memory banks.)
The external memory controller block implements memory accesses to an external 36-bit Synchronous Static
Random Access Memory (SSRAM or Sync SRAM). It supports one or two banks of external memory, each
bank having a total capacity ranging from 32K x 36 bits to 256K x 36 bits. Thus the MT90500 can operate with
external memory ranging from 128 Kbytes to 2,048 Kbytes.
The external memory controller can interface with several different types of Sync SRAM, but they must support
synchronous bus enabling. Synchronous bus enabling means that the Sync SRAM chip must ONLY enable its
data output buffers one cycle after a read (two cycles for pipelined SSRAM), regardless of the state of the
asynchronous output enable pin (MEM_OE). A read is indicated by MEM_WR[3:0] all HIGH, and the
appropriate MEM_CS[1:0][H/L] asserted. The SSRAM must also support single cycle writes (“early” write, or
ADSC type writes). The SSRAM can be a registered-input type (“Synchronous,” “Synchronous Flow-Through,”
or “Synchronous Burst”) or a registered-input/registered-output type (“Synchronous Pipelined”). Although the
MT90500 uses the synchronous access feature of these memories, it does not use the burst access features of
these memories, since most MT90500 memory accesses are random rather than sequential.
Although write accesses to Synchronous SRAM and to Synchronous Pipelined SRAM are identical, there is a
difference in the number of clock cycles before data is returned on the data bus during read accesses. The
MT90500 supports memories with 1, 2 and 3 stages of pipelining (see Figure 8). Both 18-bit and 36-bit data
bus memories are supported, but in the first case, two chips must be used in parallel to form a 36-bit data bus.
Also, two 36-bit wide memory banks can be joined to double the memory’s capacity (see Figure 9). Table 9 lists
most of the possible memory size combinations. (Note: 16-bit and 32-bit memories can be used, but in that
case the TDM Read Underrun indication will not be available.) All chips used must be of the same type.
ADDRESS1
R
(
R
R
(
Note:
The number of clock cycles between an address (ADDRESS1) and its
read data (DATA1) is set according to READLEN in the Memory
Configuration Register at address 0040h. Values greater than 3 are reserved.
Figure 8 - Memory Read Pipeline Length
CLOCK
ADDRESS
ADDRESS2
A
DATA
DATA1
DATA1
DATA1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90502 | Multi-Channel AAL2 SAR(多通道 ATM AAL2分段及重組設(shè)備（基于通訊總線的系統(tǒng)與ATM網(wǎng)絡(luò)的接口）) |
| MT90732AP | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT90732 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT90733 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT90733AP | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90500AL-ENG1 | 制造商:Mitel Networks Corporation 功能描述: |
| MT90502 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Multi-Channel AAL2 SAR |
| MT90502_06 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Multi-Channel AAL2 SAR |
| MT90502AG | 制造商:Rochester Electronics LLC 功能描述: 制造商:Zarlink Semiconductor Inc 功能描述: |
| MT90503 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:2048VC AAL1 SAR |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。