- 您現在的位置：買賣IC網 > PDF目錄45052 > M66596FP UNIVERSAL SERIAL BUS CONTROLLER, PQFP64 PDF資料下載
參數資料
| 型號： | M66596FP |
| 元件分類： | 總線控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQFP64 |
| 封裝： | 0.50 MM PITCH, LQFP-64 |
| 文件頁數： | 74/133頁 |
| 文件大?。?/td> | 1611K |
| 代理商： | M66596FP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁當前第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁
M66596FP/WG
rev .1.00
2006.3.14
page 43 of 127
DCP control register [DCPCTR]
<Address: 60H>
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
BSTS SUREQ
SQCLR SQSET SQMON
CCPL
PID
0
-
0
-
0
?
0
-
0
-
0
1
-
1
?
0
Bit
Name
Function
S/W
H/W
Note
15
BSTS
Buffer Status
0: Buffer access is disabled.
1: Buffer access is enabled.
R
W
3.4.1.1
14
SUREQ
Request to transmit SETUP packet
A SETUP packet is transmitted by setting this
bit to 1.
0: Invalid
1: transmit SETUP packet
R/W(1) R/W(0) 3.6.1
14-9 Nothing is placed here. These should be fixed at “0”.
8
SQCLR
Toggle Bit Clear
0: Invalid
1: Specifies DATA0
R(0)/
W(1)
R
7
SQSET
Toggle Bit Set
0: Invalid
1: Specifies DATA1
R(0)/
W(1)
R
6
SQMON
Toggle Bit Confirm
0: DATA0
1: DATA1
R
W
5-3 Nothing is placed here. These should be fixed at “0”.
2
CCPL
Control Transfer End enabled
0: Invalid
1: The control transfer is ended.
R(0)/
W(1)
R/W(0) 3.6.2
1-0 PID
Response PID
00: NAK response
01: BUF response (in keeping with the buffer
state)
10: STALL response
11: STALL response
R/W
<<Notes>>
*5) The direction of buffer access, writing or reading, is depend on setting of ISEL bit.
*6) In the peripheral mode the CCPL bit is cleared to “0” right after the SETUP token has been received.
In the host mode this bit should be set “CCPL=0”(not use).
*7) If the SQSET bits and the SQCLR bits of the DCPCTR register and the PIPExCTR registers are being changed
in succession (the PID sequence toggle bits of multiple pipes are being changed in succession), an access cycle of
at least 200 ns is required.
*8) The SQCLR bit and SQSET bit should not both be set to “1” at the same time. Before operating either bit,
“PID=NAK” should be set.
*9) In the Peripheral mode the SQMON bit is initialized to “1” by the controller right after the SETUP token of the
control transfer has been received.
*10) In the peripheral mode the PID bit is cleared to “00” right after the SETUP token has been received. And at the
time of occurring of a transmission error etc., PID bits are set up by the controller and transmission is ended.
*11) When SUREQ bit is set to 1, it is set to 0 by H/W after SETUP transaction sending out.
While the SUREQ bit is 1, do not write in USBREQ, USBVAL, USBINDX, and a USBLENG register.
相關PDF資料 |
PDF描述 |
|---|---|
| M66596WG | UNIVERSAL SERIAL BUS CONTROLLER, PBGA64 |
| M6XXLFXI | OTHER CLOCK GENERATOR, QCC16 |
| M300LFXIT | 50 MHz, OTHER CLOCK GENERATOR, QCC16 |
| M74HC00C1R | HC/UH SERIES, QUAD 2-INPUT NAND GATE, PQCC20 |
| M74HC157B1N | HC/UH SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDIP16 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| M66596FP#RB0Z | 制造商:Renesas Electronics Corporation 功能描述:MCU - Trays 制造商:Renesas Electronics 功能描述:USB Device Controller 64-Pin LQFP Cut Tape 制造商:Renesas Electronics 功能描述:USB Device Controller 64-Pin LQFP Tray 制造商:Renesas 功能描述:USB Device Controller 64-Pin LQFP |
| M66596FPRB0Z | 制造商:Renesas Electronics Corporation 功能描述:USB2.0 Dual Function Controller,LQFP64 |
| M66596WG | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:ASSP (USB2.0 Dual Function Controller) |
| M66596WG#RB0Z | 制造商:Renesas Electronics 功能描述:Tray 制造商:Renesas 功能描述:0 |
| M6668 | 制造商:Tamura Corporation of America 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。