- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45052 > M66596FP UNIVERSAL SERIAL BUS CONTROLLER, PQFP64 PDF資料下載
參數(shù)資料
| 型號： | M66596FP |
| 元件分類： | 總線控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQFP64 |
| 封裝： | 0.50 MM PITCH, LQFP-64 |
| 文件頁數(shù)： | 124/133頁 |
| 文件大?。?/td> | 1611K |
| 代理商： | M66596FP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁當前第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁
M66596FP/WG
rev .1.00
2006.3.14
page 88 of 127
3.6.2
Peripheral mode
3.6.2.1 Setup stage
The controller always sends an ACK response in response to a setup packet that is normal with respect to the
controller. The operation of the contoller in the setup stage is noted below.
(1) When a new USB request is received, the controller set following registers:
(2) Set the VALID bit of the INTSTS0 register to “1”.
(3) Set the PID bit of the DCPCTR register to “NAK”.
(4) Set the CCPL bit of the DCPCTR register to “0”.
(5) When a data packet is received right after the SETUP packet, the USB request parameters are stored in the
USBREQ
, USBVAL, USBINDX and USBLENG registers.
Response processing with respect to the controller should always be carried out after first setting “VALID=0”. In
the “VALID=1” state, “PID=BUF” cannot be set, and the data stage cannot be terminated.
Using the function of the VALID bit, the controller is able to interrupt the processing of a request currently being
processed if a new USB request is received during a control transfer, and can send a response in response to the
newest request.
Also, the controller automatically judges the direction bit (bit 8 of the bmRequestType) and the request data
length (wLength) of the USB request that was received, and then distinguishes between control read transfers,
control write transfers, and control write no-data transfers, and controls the stage transition. For a wrong sequence,
the sequence error of the control transfer stage transition interrupt is generated, and the control program is notified.
For information on the stage control of the controller, please refer to Figure 3.17, Control transfer stage transition
diagram.
3.6.2.2 Data stage
Data transfers corresponding to USB requests that have been received should be done using the DCP. Before
accessing the DCP buffer memory, the access direction should be specified using the ISEL bit of the CFIFOSEL
register.
If the data being transferred is larger than the size of the DCP buffer memory, the data transfer should be carried
out using the BRDY interrupt for control write transfers and the BEMP interrupt for control read transfers.
With control write transfers during Hi-Speed operation, the NYET handshake response is carried out based on the
state of the buffer memory. For information on the NYET handshake, please refer to Chapter 3.7.2, NYET
handshake control.
3.6.2.3 Status stage
Control transfers are terminated by setting the CCPL bit to “1” with the PID bit of the DCPCTR register set to
“PID=BUF”.
After the above settings have been entered, the controller automatically executes the status stage in accordance
with the data transfer direction determined at the setup stage. The specific procedure is as follows.
(1) For control read transfers:
The Zero-Length packet is received from the USB host, and the controller sends an ACK response.
(2)
For control write transfers and no-data control transfers:
The controller sends a Zero-Length packet and receives the ACK response from the USB host.
The Zero-Length packet is received from the USB host, and the ACK response is sent.
3.6.2.4 Control transfer auto response function
The controller automatically responds to a normal SET_ADDRESS request. If any of the following errors occur in
the SET_ADDRESS request, a response from the S/W is necessary.
(1)
Any transfer other than a control read transfer:
bmRequestType
≠ "0x00"
(2)
If a request error occurs:
wIndex
≠ "0x00"
(3)
For any transfer other than a no-data control transfer:
wLength
≠ "0x00"
(4)
If a request error occurs:
wValue
> "0x7F"
(5)
Control transfer of a device state error:
DVSQ
= "011(Configured)"
For all requests other than the SET_ADDRESS request, a response is required from the correspondingsoftware.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M66596WG | UNIVERSAL SERIAL BUS CONTROLLER, PBGA64 |
| M6XXLFXI | OTHER CLOCK GENERATOR, QCC16 |
| M300LFXIT | 50 MHz, OTHER CLOCK GENERATOR, QCC16 |
| M74HC00C1R | HC/UH SERIES, QUAD 2-INPUT NAND GATE, PQCC20 |
| M74HC157B1N | HC/UH SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDIP16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M66596FP#RB0Z | 制造商:Renesas Electronics Corporation 功能描述:MCU - Trays 制造商:Renesas Electronics 功能描述:USB Device Controller 64-Pin LQFP Cut Tape 制造商:Renesas Electronics 功能描述:USB Device Controller 64-Pin LQFP Tray 制造商:Renesas 功能描述:USB Device Controller 64-Pin LQFP |
| M66596FPRB0Z | 制造商:Renesas Electronics Corporation 功能描述:USB2.0 Dual Function Controller,LQFP64 |
| M66596WG | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:ASSP (USB2.0 Dual Function Controller) |
| M66596WG#RB0Z | 制造商:Renesas Electronics 功能描述:Tray 制造商:Renesas 功能描述:0 |
| M6668 | 制造商:Tamura Corporation of America 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。