參數(shù)資料
型號(hào): M66596FP
元件分類(lèi): 總線控制器
英文描述: UNIVERSAL SERIAL BUS CONTROLLER, PQFP64
封裝: 0.50 MM PITCH, LQFP-64
文件頁(yè)數(shù): 124/133頁(yè)
文件大?。?/td> 1611K
代理商: M66596FP
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)當(dāng)前第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)
M66596FP/WG
rev .1.00
2006.3.14
page 88 of 127
3.6.2
Peripheral mode
3.6.2.1 Setup stage
The controller always sends an ACK response in response to a setup packet that is normal with respect to the
controller. The operation of the contoller in the setup stage is noted below.
(1) When a new USB request is received, the controller set following registers:
(2) Set the VALID bit of the INTSTS0 register to “1”.
(3) Set the PID bit of the DCPCTR register to “NAK”.
(4) Set the CCPL bit of the DCPCTR register to “0”.
(5) When a data packet is received right after the SETUP packet, the USB request parameters are stored in the
USBREQ
, USBVAL, USBINDX and USBLENG registers.
Response processing with respect to the controller should always be carried out after first setting “VALID=0”. In
the “VALID=1” state, “PID=BUF” cannot be set, and the data stage cannot be terminated.
Using the function of the VALID bit, the controller is able to interrupt the processing of a request currently being
processed if a new USB request is received during a control transfer, and can send a response in response to the
newest request.
Also, the controller automatically judges the direction bit (bit 8 of the bmRequestType) and the request data
length (wLength) of the USB request that was received, and then distinguishes between control read transfers,
control write transfers, and control write no-data transfers, and controls the stage transition. For a wrong sequence,
the sequence error of the control transfer stage transition interrupt is generated, and the control program is notified.
For information on the stage control of the controller, please refer to Figure 3.17, Control transfer stage transition
diagram.
3.6.2.2 Data stage
Data transfers corresponding to USB requests that have been received should be done using the DCP. Before
accessing the DCP buffer memory, the access direction should be specified using the ISEL bit of the CFIFOSEL
register.
If the data being transferred is larger than the size of the DCP buffer memory, the data transfer should be carried
out using the BRDY interrupt for control write transfers and the BEMP interrupt for control read transfers.
With control write transfers during Hi-Speed operation, the NYET handshake response is carried out based on the
state of the buffer memory. For information on the NYET handshake, please refer to Chapter 3.7.2, NYET
handshake control.
3.6.2.3 Status stage
Control transfers are terminated by setting the CCPL bit to “1” with the PID bit of the DCPCTR register set to
“PID=BUF”.
After the above settings have been entered, the controller automatically executes the status stage in accordance
with the data transfer direction determined at the setup stage. The specific procedure is as follows.
(1) For control read transfers:
The Zero-Length packet is received from the USB host, and the controller sends an ACK response.
(2)
For control write transfers and no-data control transfers:
The controller sends a Zero-Length packet and receives the ACK response from the USB host.
The Zero-Length packet is received from the USB host, and the ACK response is sent.
3.6.2.4 Control transfer auto response function
The controller automatically responds to a normal SET_ADDRESS request. If any of the following errors occur in
the SET_ADDRESS request, a response from the S/W is necessary.
(1)
Any transfer other than a control read transfer:
bmRequestType
≠ "0x00"
(2)
If a request error occurs:
wIndex
≠ "0x00"
(3)
For any transfer other than a no-data control transfer:
wLength
≠ "0x00"
(4)
If a request error occurs:
wValue
> "0x7F"
(5)
Control transfer of a device state error:
DVSQ
= "011(Configured)"
For all requests other than the SET_ADDRESS request, a response is required from the correspondingsoftware.
相關(guān)PDF資料
PDF描述
M66596WG UNIVERSAL SERIAL BUS CONTROLLER, PBGA64
M6XXLFXI OTHER CLOCK GENERATOR, QCC16
M300LFXIT 50 MHz, OTHER CLOCK GENERATOR, QCC16
M74HC00C1R HC/UH SERIES, QUAD 2-INPUT NAND GATE, PQCC20
M74HC157B1N HC/UH SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDIP16
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M66596FP#RB0Z 制造商:Renesas Electronics Corporation 功能描述:MCU - Trays 制造商:Renesas Electronics 功能描述:USB Device Controller 64-Pin LQFP Cut Tape 制造商:Renesas Electronics 功能描述:USB Device Controller 64-Pin LQFP Tray 制造商:Renesas 功能描述:USB Device Controller 64-Pin LQFP
M66596FPRB0Z 制造商:Renesas Electronics Corporation 功能描述:USB2.0 Dual Function Controller,LQFP64
M66596WG 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:ASSP (USB2.0 Dual Function Controller)
M66596WG#RB0Z 制造商:Renesas Electronics 功能描述:Tray 制造商:Renesas 功能描述:0
M6668 制造商:Tamura Corporation of America 功能描述: