- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45052 > M66596FP UNIVERSAL SERIAL BUS CONTROLLER, PQFP64 PDF資料下載
參數(shù)資料
| 型號(hào)： | M66596FP |
| 元件分類： | 總線控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQFP64 |
| 封裝： | 0.50 MM PITCH, LQFP-64 |
| 文件頁(yè)數(shù)： | 122/133頁(yè) |
| 文件大小： | 1611K |
| 代理商： | M66596FP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)當(dāng)前第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)
M66596FP/WG
rev .1.00
2006.3.14
page 87 of 127
3.6 Control transfers (DCP)
Data transfers of the data stage of control transfers are done using the default control pipe (DCP). The DCP buffer
memory is a 256-byte single buffer, and is a fixed area that is shared for both control reading and control writing.
The buffer memory can be accessed through the CFIFO port.
3.6.1
Host mode
3.6.1.1 Setup stage
S/W writes the data of an setup packet in USBREG register, USBVAL register, USBINDX register, and USBLENG
register. The controller transmits an setup packet by writing 1 in the SUREQ bit of DCPCTR register. After a
transaction ends the "SUREQ" bit, a controller writes in "0". During "SUREQ =1" does not operate the USB request
registers. The device address of a setup transaction is specified in the DEVSEL bit of a DCPMAXP register.
If the response from peripheral is received, the controller generates interrupt request (the SIGN bit or SACK bit of
INTSTS1
register). S/W can check a setup transaction result by these interrupt request.
The data packet of a setup transaction is always transmitted as DATA0.
3.6.1.2 Data stage
Communication of a data stage uses a DCP buffer memory. S/W sets up the access direction in the ISEL bit of a
CFIFOSEL
register. Moreover, set up the transmission direction in the DIR bit of a DCPCFG register.
The 1st data packet of a data stage needs to communicate considering Data PID as DATA1. Data PID is set to
DATA1 by the SQSET bit of a DCPCFG register, and a transaction is performed by setting a PID bit as BUF. S/W
detects completion of data transmission by BRDY interruption and BEMP interruption. Data transmission of two or
more packets is possible by setting up continuous transfer mode. However, in the case of the receiving direction,
unless it becomes buffer full or receives a short packet, BRDY interruption does not occur.
Moreover, in control write transmission, control the last packet to become a short packet containing a Zero-Length
packet by S/W.
In the case of the data transmitting direction at the time of Hi-Speed communication, a PING packet is
transmitted. Control of a PING packet is the same as that of a bulk transfer. Please refer to Chapter 3.7.1.
3.6.1.3 Status stage
A status stage is data transmission of the Zero-Length packet. The communication direction is opposite to a data
stage. It is the data transmission which used the DCP buffer memory. A transaction is performed in the same
procedure as a data stage.
The 1st data packet of a status stage needs to communicate considering Data PID as DATA1. Data PID is set to
DATA1 by the SQSET bit of a DCPCFG register.
Reception of a Zero-Length packet should check receiving data length in the DTLN bit of the CFIFOCTR register
after BRDY interruption generating, and should perform a buffer memory clearance in a BCLR bit.
In the case of the data transmitting direction at the time of Hi-Speed communication, a PING packet is
transmitted. Control of a PING packet is the same as that of a bulk transfer. Please refer to Chapter 3.7.1.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M66596WG | UNIVERSAL SERIAL BUS CONTROLLER, PBGA64 |
| M6XXLFXI | OTHER CLOCK GENERATOR, QCC16 |
| M300LFXIT | 50 MHz, OTHER CLOCK GENERATOR, QCC16 |
| M74HC00C1R | HC/UH SERIES, QUAD 2-INPUT NAND GATE, PQCC20 |
| M74HC157B1N | HC/UH SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDIP16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M66596FP#RB0Z | 制造商:Renesas Electronics Corporation 功能描述:MCU - Trays 制造商:Renesas Electronics 功能描述:USB Device Controller 64-Pin LQFP Cut Tape 制造商:Renesas Electronics 功能描述:USB Device Controller 64-Pin LQFP Tray 制造商:Renesas 功能描述:USB Device Controller 64-Pin LQFP |
| M66596FPRB0Z | 制造商:Renesas Electronics Corporation 功能描述:USB2.0 Dual Function Controller,LQFP64 |
| M66596WG | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:ASSP (USB2.0 Dual Function Controller) |
| M66596WG#RB0Z | 制造商:Renesas Electronics 功能描述:Tray 制造商:Renesas 功能描述:0 |
| M6668 | 制造商:Tamura Corporation of America 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。