- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45052 > M66596FP UNIVERSAL SERIAL BUS CONTROLLER, PQFP64 PDF資料下載
參數(shù)資料
| 型號(hào)： | M66596FP |
| 元件分類： | 總線控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQFP64 |
| 封裝： | 0.50 MM PITCH, LQFP-64 |
| 文件頁(yè)數(shù)： | 68/133頁(yè) |
| 文件大?。?/td> | 1611K |
| 代理商： | M66596FP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)當(dāng)前第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)
M66596FP/WG
rev .1.00
2006.3.14
page 2 of 127
1.2.5
Bus interfaces
The user can select either a 1.8 V or 3.3 V bus interface power supply
16-bit CPU bus interface
-
16-bit separate bus and 16-bit multiplex bus supported
-
8 and 16-bit DMA interface (slave function) supported
8-bit split bus (dedicated external DMA interface) supported
Built-in two DMA interface channels
DMA transfer enables high-speed access of 40 MB/sec.
1.2.6
Pipe configuration
Built-in 5 KB buffer memory for USB communication
Up to 8 pipes(endpoints) can be selected (including the default control pipe for endpoint 0)
Programmable pipe configuration
End point numbers can be assigned to pipe 1-7.
Transfer conditions that can be set for each pipes
-
Pipe 0: Control transfer, continuous transfer mode, 256-byte fixed single buffer
-
Pipe 1 and 2: Bulk transfer or isochronous transfer, continuous transfer mode, programmable buffer size
(up to 2 KB; double buffer can be selected)
-
Pipe 3 to 5: Bulk transfer, continuous transfer mode, programmable buffer size
(up to 2 KB; double buffer can be selected)
-
Pipe 6 and 7: Interrupt transfer, 64-byte fixed single buffer
1.2.7
Feature in host mode
Capable of USB Hi-Speed transfer to one peripheral device.
Automatic schedule to send SOF and transaction.
Automatic schedule interval of isochronous trenasfer and interrupt transfer.
1.2.8
Feature in peripheral mode
Control transfer stage control function
Device state control function
Auto response function for SET_ADDRESS request
NAK response assignment function (NRDY)
1.2.9
Other functions
Automatic recognition of Hi-Speed operation or Full-Speed operation based on automatic response to the reset
handshake
Byte endian swap function when using 16-bit data transfers
Transfer termination function when using transaction count function.
DMA transfer termination function using external trigger (DEND pin)
SOF interpolation function
SOF pulse output function
Three types of input clocks can built into the PLL and are available for selection
-
Input clocks of 48 MHz / 24 MHz / 12 MHz can be selected
Zero-Length packet addition function (DEZPM) when ending DMA transfers using the DEND pin
BRDY interrupt event notification timing change function (BFRE)
Function that automatically clears the buffer memory after the data for the pipe specified at the DxFIFO port
has been read (DCLRM)
Function to automatically supply a clock from the low-power sleep state (ATCKM)
NAK setting function for response PID generated by end of transfer (SHTNAK)
1.2.10 Applications
PDA, DVD recorder, Set top box, Digital TV, Printer , USB audio devce, Digital video camera, Digital still camera,
external storage device, and Hi-Speed USB devices
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M66596WG | UNIVERSAL SERIAL BUS CONTROLLER, PBGA64 |
| M6XXLFXI | OTHER CLOCK GENERATOR, QCC16 |
| M300LFXIT | 50 MHz, OTHER CLOCK GENERATOR, QCC16 |
| M74HC00C1R | HC/UH SERIES, QUAD 2-INPUT NAND GATE, PQCC20 |
| M74HC157B1N | HC/UH SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDIP16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M66596FP#RB0Z | 制造商:Renesas Electronics Corporation 功能描述:MCU - Trays 制造商:Renesas Electronics 功能描述:USB Device Controller 64-Pin LQFP Cut Tape 制造商:Renesas Electronics 功能描述:USB Device Controller 64-Pin LQFP Tray 制造商:Renesas 功能描述:USB Device Controller 64-Pin LQFP |
| M66596FPRB0Z | 制造商:Renesas Electronics Corporation 功能描述:USB2.0 Dual Function Controller,LQFP64 |
| M66596WG | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:ASSP (USB2.0 Dual Function Controller) |
| M66596WG#RB0Z | 制造商:Renesas Electronics 功能描述:Tray 制造商:Renesas 功能描述:0 |
| M6668 | 制造商:Tamura Corporation of America 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。