參數資料
型號： M66596FP
元件分類： 總線控制器
英文描述： UNIVERSAL SERIAL BUS CONTROLLER, PQFP64
封裝： 0.50 MM PITCH, LQFP-64
文件頁數： 102/133頁
文件大?。?/td> 1611K
代理商： M66596FP
M66596FP/WG
rev .1.00
2006.3.14
page 68 of 127
3.2.6
Device state transition interrupt
Figure 3.16 shows a diagram of the controller device state transitions. In the Peripheral mode, the controller
controls device states and generates device state transition interrupts. However, recovery from the suspended state
(Resume signal detection) is detected by means of the Resume interrupt. The device state transition interrupt can be
set when interrupts are enabled or disabled individually, using the INTENB0 register. Also, the device state that
underwent a transition can be confirmed using the DVSQ bit of the INTSTS0 register.
When making a transition to the default state, the device state transition interrupt is generated after the reset
handshake protocol has been completed.
Powered
State
(DVSQ="000")
Suspended state detection
(When SUSP=”1”, DVST is set to “1”)
Resume (RESM is set to “1”)
USB bus reset detection
(When URST=”1”, DVST is set to “1”)
SetAddress execution
(Address=0)
(When URST=”1”,
DVST is set to “1”)
Default
State
(DVSQ="001")
Address
State
(DVSQ="010")
Configured
State
(DVSQ="011")
Suspended
State
(DVSQ="100")
Suspended
State
(DVSQ="101")
Suspended
State
(DVSQ="110")
Suspended
State
(DVSQ="111")
Suspended state detection
(When SUSP=”1”, DVST is set to “1”)
Resume (RESM is set to “1”)
SetAddress execution
(When SADR=”1”, DVST is set to “1”)
Suspended state detection
(When SUSP=”1”, DVST is set to “1”)
SetConfiguration
execution
(ConfigurationValue=0)
(When SADR=”1”, DVST
is set to “1”)
SetConfiguration execution
(ConfigurationValue?0)
(When SCFG=”1”, DVST is set to “1”)
Note: The URST, SADR, SCFG and SUSP bits in parentheses are the bits that are permitted when the controller
sets the DVST bit to “1” when the pertinent stage transition is generated (interrupt enable register 0
[INTENB0]). Stage transitions are carried out even if setting the DVST bit to “1” is inhibited by these bits.
USB bus reset detection
(When URST=”1”,
DVST is set to “1”)
Resume (RESM is set to “1”)
Suspended state detection
(When SUSP=”1”, DVST is set to “1”)
Resume (RESM is set to “1”)
Figure 3.16 Device state transitions
相關PDF資料
PDF描述
M66596WG UNIVERSAL SERIAL BUS CONTROLLER, PBGA64
M6XXLFXI OTHER CLOCK GENERATOR, QCC16
M300LFXIT 50 MHz, OTHER CLOCK GENERATOR, QCC16
M74HC00C1R HC/UH SERIES, QUAD 2-INPUT NAND GATE, PQCC20
M74HC157B1N HC/UH SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDIP16
相關代理商/技術參數
參數描述
M66596FP#RB0Z 制造商:Renesas Electronics Corporation 功能描述:MCU - Trays 制造商:Renesas Electronics 功能描述:USB Device Controller 64-Pin LQFP Cut Tape 制造商:Renesas Electronics 功能描述:USB Device Controller 64-Pin LQFP Tray 制造商:Renesas 功能描述:USB Device Controller 64-Pin LQFP
M66596FPRB0Z 制造商:Renesas Electronics Corporation 功能描述:USB2.0 Dual Function Controller,LQFP64
M66596WG 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:ASSP (USB2.0 Dual Function Controller)
M66596WG#RB0Z 制造商:Renesas Electronics 功能描述:Tray 制造商:Renesas 功能描述:0
M6668 制造商:Tamura Corporation of America 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯系方式

*
*
*