參數(shù)資料
型號(hào): M66596FP
元件分類: 總線控制器
英文描述: UNIVERSAL SERIAL BUS CONTROLLER, PQFP64
封裝: 0.50 MM PITCH, LQFP-64
文件頁(yè)數(shù): 116/133頁(yè)
文件大?。?/td> 1611K
代理商: M66596FP
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)當(dāng)前第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)
M66596FP/WG
rev .1.00
2006.3.14
page 81 of 127
3.4.2.2 REW bit
It is possible to temporarily stop access to the pipe currently being accessed, access a different pipe, and then
continue processing using the current pipe once again. The REW bit of the C/DxFIFOSEL register is used for
this.
If a pipe is selected when the REW bit is set to “1” and at the same time the CURPIPE bit of the C/DxFIFOSEL
register is set, the pointer used for reading from and writing to the buffer memory is reset, and reading or
writing can be carried out from the first byte. Also, if a pipe is selected with “0” set for the REW bit, data can be
read and written in continuation of the previous selection, without the pointer used for reading from and writing
to the buffer memory being reset.
To access the FIFO port, “FRDY=1” must be confirmed after selecting a pipe.
3.4.2.3 Reading the buffer memory on the SIE side (CFIFO port reading direction)
Even in the “FRDY=0” state, when data cannot be read from the buffer memory, confirming the SBUSY bit in
the CFIFOSIE register and setting “1” for the TGL bit makes it possible for the controller to read and access data
on the SIE side. “PID=NAK” should be set and “SBUSY=0” confirmed, and then “TGL=1” written. The controller
is then able to read data from the CFIFO register. This function can be used only in the buffer memory reading
direction. Also, the BRDY interrupt is generated by operation of the TGL bit.
“1” should not be written for the TGL bit in the following circumstances.
-
When DCP is selected
-
While the buffer memory is being read
-
Pipes in the buffer memory writing direction
3.4.2.4 Clearing the buffer memory on the SIE side (CFIFO port writing direction)
The controller can cancel data that is waiting to be sent, by confirming the SBUSY bit of the CFIFOSIE
register and setting “1” for the SCLR bit.
“PID=NAK” should be set and “SBUSY=0” confirmed, and then “SCLR=1” written. The controller is then able
to write new data from the CFIFO register. This function can be used only in the buffer memory writing direction.
Also, the BRDY interrupt is generated by operation of the SCLR bit.
“1” should not be written for the SCLR bit in the following circumstances.
-
When DCP is selected
-
While data is being written to the buffer memory
-
Pipes in the buffer memory reading direction
3.4.2.5 Transaction counter (DxFIFO port reading direction)
When the specified number of transactions have been completed in the data packet receiving direction, the
controller is able to recognize that the transfer has ended. The transaction counter is a function that operates
when the pipe selected by means of the DxFIFO port has been set in the direction of reading data from the buffer
memory. The transaction counter has a TRNCNT register that specifies the number of transactions and a
current counter that counts the transactions internally. When the current counter matches the number of
transactions specified in the TRNCNT register, reading is enabled for the buffer memory. The current counter of
the transaction counter function is initialized by the TRCLR bit, so that the transactions can be counted again
starting from the beginning. The information read by the TRNCNT register differs depending on the setting of
the TRENB bit.
TRENB=0: The set transaction counter value can be read.
TRENB=1: The value of the current counter that counts the transactions internally can be read.
The conditions for changing the CURPIPE bit are as noted below.
a)
The CURPIPE bit should not be changed until the transaction for the specified pipe has ended.
b)
The CURPIPE bit cannot be changed if the current counter has not been cleared.
The operation conditions for the TRCLR bit are as noted below.
a)
If the transactions are being counted and “PID=BUF”, the current counter cannot be cleared.
b)
If there is any data left in the buffer, the current counter cannot be cleared.
相關(guān)PDF資料
PDF描述
M66596WG UNIVERSAL SERIAL BUS CONTROLLER, PBGA64
M6XXLFXI OTHER CLOCK GENERATOR, QCC16
M300LFXIT 50 MHz, OTHER CLOCK GENERATOR, QCC16
M74HC00C1R HC/UH SERIES, QUAD 2-INPUT NAND GATE, PQCC20
M74HC157B1N HC/UH SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDIP16
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M66596FP#RB0Z 制造商:Renesas Electronics Corporation 功能描述:MCU - Trays 制造商:Renesas Electronics 功能描述:USB Device Controller 64-Pin LQFP Cut Tape 制造商:Renesas Electronics 功能描述:USB Device Controller 64-Pin LQFP Tray 制造商:Renesas 功能描述:USB Device Controller 64-Pin LQFP
M66596FPRB0Z 制造商:Renesas Electronics Corporation 功能描述:USB2.0 Dual Function Controller,LQFP64
M66596WG 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:ASSP (USB2.0 Dual Function Controller)
M66596WG#RB0Z 制造商:Renesas Electronics 功能描述:Tray 制造商:Renesas 功能描述:0
M6668 制造商:Tamura Corporation of America 功能描述: