參數(shù)資料
型號： M66596FP
元件分類： 總線控制器
英文描述： UNIVERSAL SERIAL BUS CONTROLLER, PQFP64
封裝： 0.50 MM PITCH, LQFP-64
文件頁數(shù)： 100/133頁
文件大?。?/td> 1611K
代理商： M66596FP
M66596FP/WG
rev .1.00
2006.3.14
page 67 of 127
3.2.5
BEMP interrupt
The BEMP interruption is generated whichever it has chosen of Host and Peripheral mode. The (1), (2) shows the
conditions under which BEMP interrupts are generated. The cause of a BEMP for the various pipes should be
confirmed using the pertinent bit of the BEMPSTS register. If an interrupt has been disabled using the BEMPE bit of
the INTENB0 register, the interrupt request is set in the pertinent bit of the BEMPSTS register. When all of the bits
of the BEMPSTS register are cleared by softwear, the controller clears the BEMP bit of the INTSTS0 register. If a
pipe is under the conditions such as (1)(a), (1)(b), or (2) bellow, the controller sets “1” to a pertinent bit of the
BEMPSTS
register. In this case, the controller generats BEMP interrupt, if software enables PIPENBEMPE bit of the
BEMPENB
register and BEMPE bit of the INTENB0 register. When software clears all enabled bits of the BEMPSTS
register, the controller clears the BEMP bit.
(1)
When the sending direction (writing to the buffer memory) has been set
When all of the data stored in the buffer memory has been sent
If a double buffer is being used for the buffer memory, however, the following conditions are observed.
(a) A BEMP interrupt is generated if the buffer on one side is empty and sending of data from the buffer on the
opposite side has been completed.
(b) A BEMP interrupt is generated if data consisting of less than eight bytes is being written to the buffer on
one side and sending of data from the buffer on the opposite side has been completed.
(c)
A BEMP interrupt is not generated if data consisting of eight bytes or more is being written to the buffer on
one side and sending of data from the buffer on the opposite side has been completed.
(2) When the receiving direction (reading of the buffer memory) has been set
If the size of the data packet that was received exceeded the maximum packet size
At this point, if the other maximum packet size parameters were set to a value other than “0” ("MXPS≠0"),
the controller sets the PID bit of the pertinent pipe to “STALL”.
Figure 3.15 shows the timing at which BEMP interrupts are generated.
Peripheral device data sending
Peripheral device data
IN Token Packet
OUT Token Packet
ACK Handshake
Data Packet
STALL Handshake
Data Packet
USB bus
BEMP interrupt
Figure 3.15 Timing at which BEMP interrupts are generated
相關(guān)PDF資料
PDF描述
M66596WG UNIVERSAL SERIAL BUS CONTROLLER, PBGA64
M6XXLFXI OTHER CLOCK GENERATOR, QCC16
M300LFXIT 50 MHz, OTHER CLOCK GENERATOR, QCC16
M74HC00C1R HC/UH SERIES, QUAD 2-INPUT NAND GATE, PQCC20
M74HC157B1N HC/UH SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDIP16
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M66596FP#RB0Z 制造商:Renesas Electronics Corporation 功能描述:MCU - Trays 制造商:Renesas Electronics 功能描述:USB Device Controller 64-Pin LQFP Cut Tape 制造商:Renesas Electronics 功能描述:USB Device Controller 64-Pin LQFP Tray 制造商:Renesas 功能描述:USB Device Controller 64-Pin LQFP
M66596FPRB0Z 制造商:Renesas Electronics Corporation 功能描述:USB2.0 Dual Function Controller,LQFP64
M66596WG 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:ASSP (USB2.0 Dual Function Controller)
M66596WG#RB0Z 制造商:Renesas Electronics 功能描述:Tray 制造商:Renesas 功能描述:0
M6668 制造商:Tamura Corporation of America 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*