- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45052 > M66596FP UNIVERSAL SERIAL BUS CONTROLLER, PQFP64 PDF資料下載
參數(shù)資料
| 型號： | M66596FP |
| 元件分類： | 總線控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQFP64 |
| 封裝： | 0.50 MM PITCH, LQFP-64 |
| 文件頁數(shù)： | 117/133頁 |
| 文件大?。?/td> | 1611K |
| 代理商： | M66596FP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁當(dāng)前第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁
M66596FP/WG
rev .1.00
2006.3.14
page 82 of 127
3.4.3
DMA transfers (DxFIFO port)
3.4.3.1 An overview of DMA transfers
For pipes 1 to 7, the FIFO port can be accessed using the DMAC.
For DMA transfers, there are two modes that can be selected. One is the cycle steal transfer mode, in which the
DREQ
signal is asserted each time a data element (8 or 16 bits) is transferred. The other is the burst transfer mode,
in which the DREQ signal continues to be asserted until all of the data in the buffer memory has been transferred.
For information regarding the timing, please refer to Chapter 4, Electrical characteristics.
The unit of transfer to the FIFO port (8 or 16 bits) should be selected using the MBW bit of the DxFIFOSEL register,
and the pipe targeted for the DMA transfer should be selected using the CURPIPE bit. The selected pipe should not
be changed during the DMA transfer.
3.4.3.2 Selecting the DMA control signal
The DFORM bit of the DMAxCFG register should be used to select the pin to be used in the DMA transfer.
Table 3.18 shows the DMA control pins of the controller. Figure 3.22 shows the DMA control signal.
Table 3.18 DMA control pins
Register
Pin
Access
method
DREQE
DFORM
DATA BUS DREQ
DACK
RD/WR
ADDR
+CS
DSTB
Note
CP bus 0
0
CPU
-
v
-
CPU access
CPU bus 1
1
0
CPU
v
-
v
-
DMA with CPU bus
CPU bus 2
1
0
1
0
CPU
v
-
DMA with CPU bus
CPU bus 3
1
0
1
CPU
v
-
-
DMA with CPU bus
SPLIT bus 1
1
0
SPLIT
v
-
v
Split bus
SPLIT bus 2
1
0
SPLIT
v
-
Split bus
*1) This access method can be set only in relation to the D0FIFO port. Also, if using the D0FIFO port with this
setting and also using the D1FIFO port, the D1FIFO port should be used with the setting “DFROM=000”.
*2) When this access method is set CS_N pin shoul be held inactive (should be held in the high state) while the
DMAC accsesses to the DxFIFO port.
DREQ
DACK
D15-0
DMA transfer on CPU bus 1
DMA transfer on CPU bus 2
DEND
DREQ
DACK
SD7-0
DMA transfer on split bus 1
DMA transfer on split bus 2
DEND
RD/WR
CS
ADDR
DSTB
Figure 3.22 DMA control pins operation by FIFO port accessing methods
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M66596WG | UNIVERSAL SERIAL BUS CONTROLLER, PBGA64 |
| M6XXLFXI | OTHER CLOCK GENERATOR, QCC16 |
| M300LFXIT | 50 MHz, OTHER CLOCK GENERATOR, QCC16 |
| M74HC00C1R | HC/UH SERIES, QUAD 2-INPUT NAND GATE, PQCC20 |
| M74HC157B1N | HC/UH SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDIP16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M66596FP#RB0Z | 制造商:Renesas Electronics Corporation 功能描述:MCU - Trays 制造商:Renesas Electronics 功能描述:USB Device Controller 64-Pin LQFP Cut Tape 制造商:Renesas Electronics 功能描述:USB Device Controller 64-Pin LQFP Tray 制造商:Renesas 功能描述:USB Device Controller 64-Pin LQFP |
| M66596FPRB0Z | 制造商:Renesas Electronics Corporation 功能描述:USB2.0 Dual Function Controller,LQFP64 |
| M66596WG | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:ASSP (USB2.0 Dual Function Controller) |
| M66596WG#RB0Z | 制造商:Renesas Electronics 功能描述:Tray 制造商:Renesas 功能描述:0 |
| M6668 | 制造商:Tamura Corporation of America 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。