參數(shù)資料
型號(hào)： M66596FP
元件分類： 總線控制器
英文描述： UNIVERSAL SERIAL BUS CONTROLLER, PQFP64
封裝： 0.50 MM PITCH, LQFP-64
文件頁數(shù)： 65/133頁
文件大小： 1611K
代理商： M66596FP
M66596FP/WG
rev .1.00
2006.3.14
page 35 of 127
2.9 Interrupt statuses
Interrupt status register 0[INTSTS0]
<Address: 40H>
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
VBINT
RESM
SOFR
DVST
CTRT
BEMP
NRDY
BRDY VBSTS
DVSQ
VALID
CTSQ
0
-
0
-
0
-
0
1
0
-
0
-
0
-
0
-
0
?
-
?
0
1
0
-
0
-
0
-
0
-
0
Bit
Name
Function
S/W
H/W
Note
15 VBINT
VBUS interrupt status
0: VBUS interrupts not issued
1: VBUS interrupts issued
R/W
W
14 RESM
Resume interrupt status
0: Resume interrupts not issued
1: Resume interrupts issued
R/W
W
13 SOFR
Frame number refresh interrupt status
0: SOF interrupts not issued
1: SOF interrupts issued
R/W(0)
W
12 DVST
Device state transition interrupt status
0: Device state transition interrupts not issued
1: Device state transition interrupts issued
R/W(0)
W
11 CTRT
Control transfer stage transition interrupt
status
0: Control transfer stage transition interrupts
not issued
1: Control transfer stage transition interrupts
issued
R/W(0)
W
10 BEMP
Buffer Empty interrupt status
0: BEMP interrupts not issued
1: BEMP interrupts issued
R
W
9
NRDY
Buffer Not Ready interrupt status
0: NRDY interrupts not issued
1: NRDY interrupts issued
R
W
8
BRDY
Buffer Ready interrupt status
0: BRDY interrupts not issued
1: BRDY interrupts issued
R
W
7
VBSTS
VBUS input status
0: VBUS pin is “L” level
1: VBUS pin is “H” level
R
W
6-4 DVSQ
Device state
000: Powered state
001: Default state
010: Address state
011: Configured state
1xx: Suspended state
R
W
3
VALID
Setup packet reception
0: Not detected
1: Setup packet reception
R/W(0)
W
2-0 CTSQ
Control transfer stage
000: Idle or setup stage
001: Control read data stage
010: Control read status stage
011: Control write data stage
100: Control write status stage
101: Control write (NoData) status stage
110: Control transfer sequence error
111: Reserved
R
W
<<Note>>
*1) The BEMP, BRDY and NRDY bits are cleared when all of the factors for each pipe on correcponding registers
have been eliminated, i.e. BEMPSTS, BRDYSTS and NRDYSTS.
*2) The VBUS input status based on the VBSTS bit requires that chattering be eliminated using software.
*3) If multiple factors are being generated among the VBINT, RESM, SOFR, DVST, and CTRT bits, an access cycle
of at least 100 ns is required in order to clear the bits in succession, rather than simultaneously.
相關(guān)PDF資料
PDF描述
M66596WG UNIVERSAL SERIAL BUS CONTROLLER, PBGA64
M6XXLFXI OTHER CLOCK GENERATOR, QCC16
M300LFXIT 50 MHz, OTHER CLOCK GENERATOR, QCC16
M74HC00C1R HC/UH SERIES, QUAD 2-INPUT NAND GATE, PQCC20
M74HC157B1N HC/UH SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDIP16
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M66596FP#RB0Z 制造商:Renesas Electronics Corporation 功能描述:MCU - Trays 制造商:Renesas Electronics 功能描述:USB Device Controller 64-Pin LQFP Cut Tape 制造商:Renesas Electronics 功能描述:USB Device Controller 64-Pin LQFP Tray 制造商:Renesas 功能描述:USB Device Controller 64-Pin LQFP
M66596FPRB0Z 制造商:Renesas Electronics Corporation 功能描述:USB2.0 Dual Function Controller,LQFP64
M66596WG 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:ASSP (USB2.0 Dual Function Controller)
M66596WG#RB0Z 制造商:Renesas Electronics 功能描述:Tray 制造商:Renesas 功能描述:0
M6668 制造商:Tamura Corporation of America 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*