- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45052 > M66596FP UNIVERSAL SERIAL BUS CONTROLLER, PQFP64 PDF資料下載
參數(shù)資料
| 型號(hào)： | M66596FP |
| 元件分類： | 總線控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQFP64 |
| 封裝： | 0.50 MM PITCH, LQFP-64 |
| 文件頁(yè)數(shù)： | 107/133頁(yè) |
| 文件大?。?/td> | 1611K |
| 代理商： | M66596FP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)當(dāng)前第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)
M66596FP/WG
rev .1.00
2006.3.14
page 73 of 127
3.3.1 Transfer types
The TYPE bit of the PIPEPCFG register is used to specify the type of transfer for the various pipes. The types of
transfer that can be set for the pipes are noted below.
DCP: No setting is necessary (fixed at control transfer).
PIPE1-2: These should be set to bulk transfer or isochronous transfer.
PIPE3-5: These should be set to bulk transfer.
PIPE6-7: These should be set to interrupt transfer.
3.3.2 End point number
The EPNUM bit of the PIPEPCFG register is used to set the end point numbers for the various pipes. DCP is fixed
at end point 0. The other pipes can be set from end point 1 to end point 15.
DCP: No setting is necessary (fixed at end point 0).
PIPE1-7: “1” to “15” should be selected and set.
However, these should be set so that the combination of the DIR bit and the EPNUM bit is a unique combination.
3.3.3 Maximum packet size setting
The MXPS bit of the DCPMAXP register and the PIPEMAXP register is used to set the maximum packet size for
the various pipes. DCP and PIPE1-5 can be set to any of the maximum pipe sizes defined by USB specification. For
PIPE6-7, 64 bytes is the upper limit for the maximum packet size. The maximum packet size should be set before
beginning the transfer (“PID=BUF”).
DCP: “64” should be set when using Hi-Speed operation.
DCP: Select and set “8”, “16”, “32” or “64” when using Full-Speed operation.
PIPE1-5: “0” or “512” should be set when using Hi-Speed bulk transfer.
PIPE1-5: Select and set “0”, “8”, “16”, “32” or “64” when using Full-Speed bulk transfer.
PIPE1-2: Set a value between “1” and “1024” when using Hi-Speed isochronous transfer.
PIPE1-2: Set a value between “1” and “1023” when using Full-Speed isochronous transfer.
PIPE6-7: Set a value between “1” and “64”.
*The High-Bandwidth transfers used with interrupt transfers and isochronous transfers are not supported.
Also, setting “MXPS=0” for pipes when bulk transfer is being used results in the following operations in the
Peripheral mode. In the Host mode do not set "MAXP=0".
(1)
Bulk IN: Data cannot be written to the buffer memory.
When “PID=BUF” is set, a Zero-Length packet is sent in response to an IN token.
The BRDY, NRDY, and BEMP interrupts are not generated.
(2)
Bulk OUT: The data in the received data packets cannot be stored in the buffer memory.
When “PID=BUF” is set, the NAK response is sent in response to an OUT token.
In this case, NRDY interrupts are generated, but BRDY and BEMP interrupts are not.
3.3.4 Response PID
The PID bit of the DCPCTR register and PIPExCTR register is used to set the response PID for each pipe.
(1)
Host mode
(a)
Response PID specifies execution of a transaction.NAK setting : A pipe is in a prohibition state. A
transaction is not executed.
(b)
BUF setting
: A transaction is executed based on the status of the buffer memory.
(c)
STALL setting : A pipe is in a prohibition state. A transaction is not executed.
* The setup transaction of DCP is executed by operation of a SUREQ bit.
(2)
Peripheral mode
Response PID specifies the response to the transaction from a host.
(a) NAK setting
: The “NAK response” is always returned in response to the generated transaction.
(b) BUF setting
: Responses are made to transactions based on the status of the buffer memory.
(c)
STALL setting : The “STALL” response is always returned in response to the generated transaction.
* For setup transactions, an “ACK response” is always returned, regardless of the PID setting, and the USB
request is stored in the register.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M66596WG | UNIVERSAL SERIAL BUS CONTROLLER, PBGA64 |
| M6XXLFXI | OTHER CLOCK GENERATOR, QCC16 |
| M300LFXIT | 50 MHz, OTHER CLOCK GENERATOR, QCC16 |
| M74HC00C1R | HC/UH SERIES, QUAD 2-INPUT NAND GATE, PQCC20 |
| M74HC157B1N | HC/UH SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDIP16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M66596FP#RB0Z | 制造商:Renesas Electronics Corporation 功能描述:MCU - Trays 制造商:Renesas Electronics 功能描述:USB Device Controller 64-Pin LQFP Cut Tape 制造商:Renesas Electronics 功能描述:USB Device Controller 64-Pin LQFP Tray 制造商:Renesas 功能描述:USB Device Controller 64-Pin LQFP |
| M66596FPRB0Z | 制造商:Renesas Electronics Corporation 功能描述:USB2.0 Dual Function Controller,LQFP64 |
| M66596WG | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:ASSP (USB2.0 Dual Function Controller) |
| M66596WG#RB0Z | 制造商:Renesas Electronics 功能描述:Tray 制造商:Renesas 功能描述:0 |
| M6668 | 制造商:Tamura Corporation of America 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。