- 您現(xiàn)在的位置：買賣IC網 > PDF目錄384443 > HSP50210JI-52 (INTERSIL CORP) Digital Costas Loop PDF資料下載
參數資料
| 型號： | HSP50210JI-52 |
| 廠商： | INTERSIL CORP |
| 元件分類： | 通信及網絡 |
| 英文描述： | Digital Costas Loop |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PQCC84 |
| 封裝： | PLASTIC, MS-018AFA, LCC-84 |
| 文件頁數： | 40/49頁 |
| 文件大小： | 326K |
| 代理商： | HSP50210JI-52 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
3-292
TABLE 37. ACQUISITION/TRACKING CONTROL REGISTER
DESTINATION ADDRESS = 23
BIT
POSITION
FUNCTION
DESCRIPTION
31-16
Not Used
No programming required.
15
Reserved
Set to 0 for proper operation.
14
False Lock Detect
Enable
This bit enables the false lock detection during the verify state of state machine controlled acquisition.
The overflow of the False Lock Accumulator before the Integration Counter forces the false lock state. If
disabled, the overflow of the False Lock Accumulator has no effect on state machine operation.
0 = Disable False Lock.
1 = Enable False Lock.
Note: The false Lock Detector is designed for false lock detection on square wave data. For shaped
waveforms false lock detection should be disabled or frequency error should be used.
13
Frequency Sweep
Mode
This bit selects whether stepped or continuous frequency sweep mode is used (see Lock Detector Sec-
tion).
0 = Stepped Frequency Sweep (provided for microprocessor controlled acquisition mode).
1 = Continuous Frequency Sweep.
12-9
Verify State Length
These bits set the number of integration cycles over which carrier lock must be maintained before the
Lock State is declared. The verify state is used to make sure that lock detection was not the result of noise
or false lock. The 4-bit value programmed here sets the verify state from 0 to 15 Integration Periods.
8-5
False Lock Sweep
These bits set the duration of forced frequency sweep before returning to the acquisition state. When
continuous frequency sweep mode is selected, the programmed number represents the number of Lock
Accumulator integration cycles to sweep before returning to the acquisition state. In stepped frequency
sweep mode, the number represents the number of loop filter compute cycles over which to enable the
sweep input to the lag accumulator.
4
Lock Detector Control
This bit selects whether the acquisition/tracking process is controlled externally by a microprocessor or
internally by the state machine. If microprocessor control is chosen, the lock detect accumulator
integrates for the programmed period of time and ignores accumulator roll over, if any. The Lock Detector
Accumulator halts after each Integration Period and waits to be restarted by the microprocessor. In
addition, the microprocessor must select the acquisition/tracking parameters, as well as enable the
Frequency Sweep Block.
0 = Microprocessor Control.
1 = Internal State Machine Control.
3
Microprocessor
Acquisition/Track
Select
0 = Track Parameters Chosen.
1 = Acquisition Parameters Chosen.
2
Microprocessor Lock
This bit controls the state of the lock bit (STATUS6) in the status output STATUS6-0 (see Output Select
Section). In addition, this bit sets the internal state machine to the locked state when Lock Detector
Control is switched from microprocessor control to state machine control. See Table 46 for the STATUS
bit information.
1
Reserved
Set to zero for proper operation.
0
Microprocessor
Frequency Sweep
Enable
This bit is used to enable the output of the Frequency Sweep Block to the lag path of the Symbol Tracking
Loop Filter. This bit is only used under microprocessor control of the Lock Detector.
HSP50210
相關PDF資料 |
PDF描述 |
|---|---|
| HSP50210JC-52 | Digital Costas Loop |
| HSP50216KI | Four-Channel Programmable Digital DownConverter |
| HSP50307SC | Burst QPSK Modulator |
| HSP50307EVAL1 | 2.0GHz to 2.7GHz DownConverter |
| HSP50415 | Wideband Programmable Modulator(寬帶可編程調制器) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| HSP50210JI-52Z | 功能描述:上下轉換器 COSTAS DEMODULATOR 84 PLCC 52MHZ IND RoHS:否 制造商:Texas Instruments 產品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PQFP-128 |
| HSP50214 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Programmable Downconverter |
| HSP50214A | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Programmable Downconverter |
| HSP50214AVC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HSP50214AVI | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Programmable Downconverter |
發(fā)布緊急采購，3分鐘左右您將得到回復。