- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384443 > HSP50210JI-52 (INTERSIL CORP) Digital Costas Loop PDF資料下載
參數(shù)資料
| 型號： | HSP50210JI-52 |
| 廠商： | INTERSIL CORP |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | Digital Costas Loop |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PQCC84 |
| 封裝： | PLASTIC, MS-018AFA, LCC-84 |
| 文件頁數(shù)： | 34/49頁 |
| 文件大?。?/td> | 326K |
| 代理商： | HSP50210JI-52 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當(dāng)前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
3-286
4-0
Error Accumulation
These bits set the number of phase and frequency error measurements that are accumulated before the
Carrier and AFC Loop Filters are run. Since the Loop Filters can only accept new inputs every 6 CLKs
(normally at the symbol rate), the error accumulation is required to ensure that no phase or frequency
error outputs are missed when error terms are generated at a rate greater than 1/6 CLK (see Carrier
Phase Error Detector Section). The 5-bit value programmed here should be set to one less than the
desired number of error terms to accumulate. For example, setting these bits to 0011 (BINARY) would
cause 4 error terms to be accumulated. A total range from 1 to 32 is provided.
When error accumulation is used, divide the Lead Gain by the number of errors accumulated. Note that
the LAG Gain does not need to be scaled since it increases to compensate for the delay, since it is an
accumulator.
TABLE 20. CARRIER LOOP FILTER CONTROL REGISTER #1 (Continued)
DESTINATION ADDRESS = 6
BIT
POSITION
FUNCTION
DESCRIPTION
TABLE 21. CARRIER LOOP FILTER CONTROL REGISTER #2
DESTINATION ADDRESS = 7
BIT
POSITION
FUNCTION
DESCRIPTION
31-8
Not Used
No programming required.
7-6
Reserved
Reserved. Set to 0 for proper operation.
5
Lead Phase Error
Enable
0 = Carrier Phase Error enabled to lead processing path of loop filter.
1 = Carrier Phase Error to lead processing path of loop filter zeroed.
4
Lag Phase Error
Enable
0 = Carrier Phase Error enabled to lag processing path of loop filter.
1 = Carrier Phase Error to lag processing path of loop filter zeroed (First Order Loop).
3
AFC Enable
0 = Frequency error enabled to lag processing path of Carrier Loop Filter.
1 = Frequency error zeroed.
2
Carrier Sweep Enable
0 = Frequency sweep input to the lag path of the Carrier Loop Filter enabled.
1 = Sweep input to Carrier Loop Filter zeroed.
1
Invert Carrier Phase
Error
0 = Carrier Phase Error is normal into Carrier Loop Filter.
1 = Carrier Phase Error is inverted into Carrier Loop Filter.
0
Invert Carrier
Frequency Error
0 = Carrier Frequency Error is normal into AFC loop filter.
1 = Carrier Frequency Error is inverted into AFC Loop filter.
TABLE 22. CARRIER LOOP FILTER UPPER LIMIT CONTROL REGISTER
DESTINATION ADDRESS = 8
BIT
POSITION
FUNCTION
DESCRIPTION
31-0
Carrier Loop Filter
Upper limit
The 32-bit two’s complement value programmed here sets the upper sweep and tracking limit of the Carrier
Loop Filter by setting the upper limit of the loop filter’s lag accumulator. If the limit is exceeded, the upper 32
bits of the 40-bit accumulator are set to the limit, and the 8 LSBs are set to zero.
TABLE 23. CARRIER LOOP FILTER LOWER LIMIT CONTROL REGISTER
DESTINATION ADDRESS = 9
BIT
POSITION
FUNCTION
DESCRIPTION
31-0
Carrier Loop Filter
Lower limit
The 32-bit two’s complement value programmed here sets the Lower sweep and tracking limit of the Carrier
Loop Filter by setting the lower limit of the loop filter’s lag accumulator. If the running sum falls below the limit,
the upper 32 bits of the 40-bit accumulator are set to the limit, and the 8 LSBs are set to zero.
HSP50210
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HSP50210JC-52 | Digital Costas Loop |
| HSP50216KI | Four-Channel Programmable Digital DownConverter |
| HSP50307SC | Burst QPSK Modulator |
| HSP50307EVAL1 | 2.0GHz to 2.7GHz DownConverter |
| HSP50415 | Wideband Programmable Modulator(寬帶可編程調(diào)制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HSP50210JI-52Z | 功能描述:上下轉(zhuǎn)換器 COSTAS DEMODULATOR 84 PLCC 52MHZ IND RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-128 |
| HSP50214 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Programmable Downconverter |
| HSP50214A | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Programmable Downconverter |
| HSP50214AVC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HSP50214AVI | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Programmable Downconverter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。