
GS4911B/GS4910B Data Sheet
36655 - 2
April 2006
99 of 113
Operator_Polarity_1
5Bh
15-4
Reserved. Set these bits to zero when writing to 5Bh.
–
–
5Bh
3
Polarity_1 - Use this bit to invert the polarity of the final
USER1 signal.
By default, the polarity of the user programmed signals
is active LOW. The polarity may be switched to active
HIGH by setting this bit LOW.
Reference:
Section 3.8.3 on page 69
R/W
1
5Bh
2
AND_1 - logical operator: USER1_H AND USER1_V
Set this bit HIGH to output a signal that is only active
when both USER1_H and USER1_V are active.
When this bit is HIGH, bit 1 and bit 0 of this register will
be ignored.
Reference:
Section 3.8.3 on page 69
R/W
0
5Bh
1
OR_1 - logical operator: USER1_H OR USER1_V
Set this bit HIGH to output a signal that is active
whenever USER1_H or USER1_V are active.
When this bit is HIGH bit 0 of this register will be
ignored.
Reference:
Section 3.8.3 on page 69
R/W
0
5Bh
0
XOR_1 - logical operator: USER1_H XOR USER1_V
Set this bit HIGH to output a signal with the following
attributes: Signal becomes active when either
USER1_H or USER1_V is active. Signal is inactive
when USER1_H and USER1_V are both active or both
inactive.
Reference:
Section 3.8.3 on page 69
R/W
0
H_Start_2
5Ch
15-0
The value programmed in this register indicates the
pixel start point for the leading edge of the
user-programmed H Sync signal USER2_H.
NOTE: The value programmed in this register must be
less than the value programmed in H_Stop_2
Reference:
Section 3.8.3 on page 69
R/W
0
H_Stop_2
5Dh
15-0
The value programmed in this register indicates the
pixel end point for the trailing edge of the
user-programmed H Sync signal USER2_H.
NOTE: The value programmed in this register must not
exceed the maximum number of clock periods per line
of the outgoing standard.
Reference:
Section 3.8.3 on page 69
R/W
0
V_Start_2
5Eh
15
Reserved. Set this bit to zero when writing to 5Eh.
–
–
5Eh
14-0
The value programmed in this register indicates the start
line number of the leading edge of the
user-programmed V Sync signal USER2_V. For
interlaced output standards, this value corresponds to
the odd field line number.
NOTE: The value programmed in this register must be
less than the value programmed in V_Stop_2.
Reference:
Section 3.8.3 on page 69
R/W
0
Table 3-13: Configuration and Status Registers (Continued)
Register Name
Address
Bit
Description
R/W
Default