- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384345 > GS4911B (Gennum Corporation) HD/SD/Graphics Clock and Timing Generator with GENLOCK PDF資料下載
參數(shù)資料
| 型號： | GS4911B |
| 廠商： | Gennum Corporation |
| 英文描述： | HD/SD/Graphics Clock and Timing Generator with GENLOCK |
| 中文描述： | 高清/標清/圖形時鐘和定時發(fā)生器鎖相 |
| 文件頁數(shù)： | 51/113頁 |
| 文件大?。?/td> | 1017K |
| 代理商： | GS4911B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁當前第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁
GS4911B/GS4910B Data Sheet
36655 - 2
April 2006
51 of 113
If the device cannot automatically genlock the output to the applied reference, the
LOCK_LOST pin will be set HIGH and the device will operate in Free Run mode.
In this case, the user may program designated registers to manually allow locking
to occur (
Section 3.6.2 on page 54
).
Individual H, V, and F-locked signals can be read from the Genlock_Status register
of the host interface. Additionally, designated bits in the Genlock_Control register
may be configured to permit the genlock block to ignore invalid timing on the
HSYNC, VSYNC, or FSYNC pin when determining the locked status of the device.
These registers are described in
Section 3.12.3 on page 79
.
NOTE: When attempting to lock some output graphics standards to an input
reference, the device will automatically modify the output frame rate from the VESA
standard to permit cross-locking to occur. The exact change will depend on the
output standard selected and the input reference detected. Standards affected by
this behaviour are denoted by an 'a' or a 'b' suffix in Table 3-4.
VID_STD[5:0] = 62:
Setting VID_STD[5:0]=62 allows custom timing signals to be programmed in the
host register (see
Section 3.10 on page 74
). It has the additional feature of
disabling the validity check of the input reference signal.
The device will automatically attempt to genlock the custom output to the input
using the same process that is used when VID_STD[5:0] = 1 to 51. The user must
manually program the internal genlock block if a custom H-based timing output
signal is programmed or if a custom reference pulse is applied to HSYNC.
VID_STD[5:0] = 63:
When VID_STD[5:0]=63, the device will send the detected input reference timing
parameters to the clock synthesis and timing generator blocks. The device will
produce an output format with identical timing to the input reference. It will then lock
the output format to the reference, adjust the output timing parameters based on
the genlock timing offset registers (
Section 3.2.1.1 on page 37
), and set the
LOCK_LOST pin LOW.
相關PDF資料 |
PDF描述 |
|---|---|
| GS4911BCNE3 | HD/SD/Graphics Clock and Timing Generator with GENLOCK |
| GS4915 | CONN,S/R,8 POS,254C-08-1, CLOSED END STRAIN RELIEF COVER |
| GS6332 | 3 Pin, Low-Power, P Reset Circuits |
| GS6332UR15D1 | 3 Pin, Low-Power, P Reset Circuits |
| GS6333UR19D1 | FC/ACP F.O. SINGLE MODE IN-LINE ATTENUATOR 10DB |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| GS4911B_09 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:HD/SD/Graphics Clock and Timing Generator with GENLOCK |
| GS4911BCNE3 | 功能描述:IC RE-TIMER RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:1,500 系列:- 類型:時鐘緩沖器/驅動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應商設備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| GS4915 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:ClockCleaner |
| GS4915_09 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:ClockCleaner |
| GS4915-CNE3 | 制造商:Semtech Corporation 功能描述:QFN-40 pin (490/tray) |
發(fā)布緊急采購，3分鐘左右您將得到回復。