參數(shù)資料
型號(hào): GS4911B
廠商: Gennum Corporation
英文描述: HD/SD/Graphics Clock and Timing Generator with GENLOCK
中文描述: 高清/標(biāo)清/圖形時(shí)鐘和定時(shí)發(fā)生器鎖相
文件頁數(shù): 65/113頁
文件大小: 1017K
代理商: GS4911B
GS4911B/GS4910B Data Sheet
36655 - 2
April 2006
65 of 113
3.7.2.1 Audio to Video Clock Phasing
The important aspect of the audio to video phase relates to the way in which the
AFS pulse is used to reset the audio clock dividers so as to line up the leading edge
of the audio clocks with the leading edge of the H Sync pulse on line 1 of the first
field in the audio frame sequence. The AFS pulse is further discussed in
Section 3.8.2 on page 68
.
625i 50 Format
For the 48kHz sampling rate, the audio to video phase relationship for 625/50i
reference signals is provided by the device in accordance with the EBU
recommended practice R83-1996. The start of an audio frame (fs clock) will align
with the 50% point of the H sync input of line 1 of each video frame (+/- the
allowable drift specified in
Table 3-9
).
525i 59.94 Format
For 525/59.94 NTSC reference signals, the device will observe the 5-frame
phase-relationship inherent with this video standard, aligning the audio clocks with
the 50% point of the H sync input of line 1 on every fifth frame (+/- the allowable
drift specified in
Table 3-9
).
The number of audio sample clocks during a video frame is shown in
Table 3-10
for 32, 44.1, and 48kHz audio sampling frequencies.
Table 3-9: Encoding Scheme for AFS_Reset_Window
Window Tolerance (us)
AFS_Reset_Window
(address 31h)
fs = 32kHz
fs = 44.1kHz
fs = 48 kHz
fs = 96 kHz
(enable_384fs = 1)
fs = 96 kHz
(enable_384fs = 0)
000
0.044
0.033
0.030
0.030
0.044
001
0.084
0.062
0.057
0.057
0.084
010
(default)
0.166
0.121
0.112
0.112
0.166
011
0.329
0.239
0.220
0.220
0.329
1XX
0.654
0.475
0.437
0.437
0.654
NOTE: ‘X’ signifies ‘don’t care.’ The bit setting will be ignored.
相關(guān)PDF資料
PDF描述
GS4911BCNE3 HD/SD/Graphics Clock and Timing Generator with GENLOCK
GS4915 CONN,S/R,8 POS,254C-08-1, CLOSED END STRAIN RELIEF COVER
GS6332 3 Pin, Low-Power, P Reset Circuits
GS6332UR15D1 3 Pin, Low-Power, P Reset Circuits
GS6333UR19D1 FC/ACP F.O. SINGLE MODE IN-LINE ATTENUATOR 10DB
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS4911B_09 制造商:GENNUM 制造商全稱:GENNUM 功能描述:HD/SD/Graphics Clock and Timing Generator with GENLOCK
GS4911BCNE3 功能描述:IC RE-TIMER RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
GS4915 制造商:GENNUM 制造商全稱:GENNUM 功能描述:ClockCleaner
GS4915_09 制造商:GENNUM 制造商全稱:GENNUM 功能描述:ClockCleaner
GS4915-CNE3 制造商:Semtech Corporation 功能描述:QFN-40 pin (490/tray)