參數(shù)資料
型號： GS4911B
廠商： Gennum Corporation
英文描述： HD/SD/Graphics Clock and Timing Generator with GENLOCK
中文描述： 高清/標清/圖形時鐘和定時發(fā)生器鎖相
文件頁數(shù)： 80/113頁
文件大?。?/td> 1017K
代理商： GS4911B
GS4911B/GS4910B Data Sheet
36655 - 2
April 2006
80 of 113
Input_Standard
0Fh
15-13
Reserved. Set these bits to zero when writing to 0Fh.
–
–
0Fh
12
Force_Input - Set this bit HIGH to force the
GS4911B/GS4910B to recognize the applied input
reference format as the standard programmed in bits
11-6 of this register.
Reference:
Section 3.2.1.2 on page 40
R/W
0
0Fh
11-6
Forced_Standard - When bit 12 is set HIGH, the
GS4911B/GS4910B will use the value programmed in
these bits, rather than the value in bits 5-0, to determine
the input reference format. The 6-bit value programmed
here should always correspond to the VID_STD[5:0]
value of the applied reference.
These bits should only be programmed as part of the
Freeze mode procedure described in
Section 3.2.1.2 on
page 40
.
R/W
0
0Fh
5-0
Detected_Standard - Contains the video standard
applied to the input reference pins once it has been
detected. These bits are set by the Reference Format
Detector block and correspond to the VID_STD[5:0]
value of the standard as listed in
Table 1-2
.
The Detected_Standard bits will be set to zero if no input
reference signal is applied or if the input reference
signal is not an automatically recognized video format.
Otherwise the value will be between 1 and 54.
Reference:
Section 3.5.2 on page 45
R/W
N/A
Amb_Std_Sel
10h
15-11
Reserved. Set these bits to zero when writing to 10h.
–
–
10h
10-0
The user may set this register to distinguish between
different formats that look identical to the internal
Reference Format Detector block. See
Table 3-2
.
Reference:
Section 3.5.2.1 on page 46
R/W
0
Reference_Standard_Disable
14h-11h
63-0
The Reference_Standard_Disable registers may be
used to disable one or more of the recognized input
standards from being used to genlock the output. This is
done by setting the bit HIGH that corresponds to the
VID_STD[5:0] value of the video standard in
Table 1-2
.
For example, if bit 5 is set HIGH, then the output clock
and timing signals will not genlock to an input reference
with timing corresponding to VID_STD[5:0] = 5 in
Table 1-2
.
Address 11h = bits 15-0
Address 12h = bits 31-16
Address 13h = bits 47-32
Address 14h = bits 63-48
Reference:
Section 3.6 on page 50
R/W
0
Table 3-13: Configuration and Status Registers (Continued)
Register Name
Address
Bit
Description
R/W
Default
相關PDF資料
PDF描述
GS4911BCNE3 HD/SD/Graphics Clock and Timing Generator with GENLOCK
GS4915 CONN,S/R,8 POS,254C-08-1, CLOSED END STRAIN RELIEF COVER
GS6332 3 Pin, Low-Power, P Reset Circuits
GS6332UR15D1 3 Pin, Low-Power, P Reset Circuits
GS6333UR19D1 FC/ACP F.O. SINGLE MODE IN-LINE ATTENUATOR 10DB
相關代理商/技術參數(shù)
參數(shù)描述
GS4911B_09 制造商:GENNUM 制造商全稱:GENNUM 功能描述:HD/SD/Graphics Clock and Timing Generator with GENLOCK
GS4911BCNE3 功能描述:IC RE-TIMER RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應商設備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
GS4915 制造商:GENNUM 制造商全稱:GENNUM 功能描述:ClockCleaner
GS4915_09 制造商:GENNUM 制造商全稱:GENNUM 功能描述:ClockCleaner
GS4915-CNE3 制造商:Semtech Corporation 功能描述:QFN-40 pin (490/tray)
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*