參數(shù)資料
型號(hào)： GS4911B
廠商： Gennum Corporation
英文描述： HD/SD/Graphics Clock and Timing Generator with GENLOCK
中文描述： 高清/標(biāo)清/圖形時(shí)鐘和定時(shí)發(fā)生器鎖相
文件頁(yè)數(shù)： 97/113頁(yè)
文件大小： 1017K
代理商： GS4911B
GS4911B/GS4910B Data Sheet
36655 - 2
April 2006
97 of 113
Polarity
56h
15-10
Reserved. Set these bits to zero when writing to 56h.
–
–
56h
9
AFS (GS4911B only)- set this bit HIGH to invert the
polarity of the AFS timing output signal.
By default, the AFS signal is HIGH for the duration of
the first line of the n’th video frame to indicate that the
ACLK dividers have been reset at the start of line 1 of
that frame.
NOTE: The GS4910B does not generate an AFS pulse
and will ignore the setting of this bit.
Reference:
Table 1-3
R/W
0
56h
8
10FID - set this bit HIGH to invert the polarity of the
10FID timing output signal.
By default, the 10FID signal will go HIGH for one line at
the start of the 10-field sequence.
Reference:
Table 1-3
R/W
0
56h
7
DE - set this bit HIGH to invert the polarity of the DE
timing output signal.
By default, the DE signal will be HIGH whenever pixel
information is to be displayed on the display device
Reference:
Table 1-3
R/W
0
56h
6
Reserved. Set this bit to zero when writing to 56h.
–
–
56h
5
F_Digital - set this bit HIGH to invert the polarity of the F
Digital timing output signal.
By default, the F Digital signal will be LOW for the entire
period of field 1.
Reference:
Table 1-3
R/W
0
56h
4
F_Sync - set this bit HIGH to invert the polarity of the F
Sync timing output signal.
By default, the F Sync signal will be HIGH for the entire
period of field 1.
Reference:
Table 1-3
R/W
0
56h
3
V_Blanking - set this bit HIGH to invert the polarity of the
V Blanking timing output signal.
By default, the V Blanking signal will be LOW for the
portion of the field/frame containing valid video data.
Reference:
Table 1-3
R/W
0
Table 3-13: Configuration and Status Registers (Continued)
Register Name
Address
Bit
Description
R/W
Default
相關(guān)PDF資料
PDF描述
GS4911BCNE3 HD/SD/Graphics Clock and Timing Generator with GENLOCK
GS4915 CONN,S/R,8 POS,254C-08-1, CLOSED END STRAIN RELIEF COVER
GS6332 3 Pin, Low-Power, P Reset Circuits
GS6332UR15D1 3 Pin, Low-Power, P Reset Circuits
GS6333UR19D1 FC/ACP F.O. SINGLE MODE IN-LINE ATTENUATOR 10DB
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS4911B_09 制造商:GENNUM 制造商全稱(chēng):GENNUM 功能描述:HD/SD/Graphics Clock and Timing Generator with GENLOCK
GS4911BCNE3 功能描述:IC RE-TIMER RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專(zhuān)用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類(lèi)型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱(chēng):93786AFT
GS4915 制造商:GENNUM 制造商全稱(chēng):GENNUM 功能描述:ClockCleaner
GS4915_09 制造商:GENNUM 制造商全稱(chēng):GENNUM 功能描述:ClockCleaner
GS4915-CNE3 制造商:Semtech Corporation 功能描述:QFN-40 pin (490/tray)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*