- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384345 > GS4911B (Gennum Corporation) HD/SD/Graphics Clock and Timing Generator with GENLOCK PDF資料下載
參數(shù)資料
| 型號： | GS4911B |
| 廠商： | Gennum Corporation |
| 英文描述： | HD/SD/Graphics Clock and Timing Generator with GENLOCK |
| 中文描述： | 高清/標(biāo)清/圖形時(shí)鐘和定時(shí)發(fā)生器鎖相 |
| 文件頁數(shù)： | 37/113頁 |
| 文件大?。?/td> | 1017K |
| 代理商： | GS4911B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當(dāng)前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁
GS4911B/GS4910B Data Sheet
36655 - 2
April 2006
37 of 113
3.2.1 Genlock Mode
When the application layer sets the GENLOCK pin LOW and the device has
successfully genlocked the outputs to the input reference, the GS4911B/GS4910B
will enter Genlock mode. In this mode, all clock and timing generator outputs will
be frequency and phase locked to the detected input reference signal. The PCLK
outputs will be locked to the H reference.
When in Genlock mode, the output clock and timing signals are generated using
the applied reference signal. The 27MHz crystal reference is necessary for
operation; however, neither crystal accuracy nor changes in crystal frequency (due
to a shift in operating temperature) will affect the output signals. For example, the
output signals will be generated with the same accuracy whether the 27MHz
reference crystal has an accuracy of 10ppm or 100ppm.
The GS4911B/GS4910B supports cross-locking, allowing the outputs to be
genlocked to an incoming reference that is different from the output video standard
selected (see
Section 3.6 on page 50
).
NOTE: The user must apply a reference to the input of the device prior to setting
GENLOCK = LOW. If the GENLOCK pin is set LOW and no reference signal is
present, the generated clock and timing outputs of the device may correspond to
the internal default settings of the chip until a reference is applied.
3.2.1.1 Genlock Timing Offset
By default, the phase of the clock and timing out signals is genlocked to the input
reference signal. These output signals may be phase adjusted with respect to the
input reference by programming the host interface (see
Section 3.12.3 on
page 79
). Offsets are separately programmable in terms of clock phase, horizontal
phase, and vertical phase (i.e. fractions of a pixel, pixels, and lines).
Genlock timing offsets can be used to co-time the output of a piece of equipment
containing the GS4911B/GS4910B with the outputs of other equipment at different
locations. The signal leaving the piece of equipment containing the
GS4911B/GS4910B may pass through processing equipment with significant fixed
delays before arriving at the switcher. These delays may include video line delays
or even field delays. To compensate for these delays, genlock timing offsets allow
the user to back-time the output of the equipment relative to the input reference.
Using the host interface, the following registers may be programmed once the
device is stably locked:
Clock_Phase_Offset (1Dh) - with a range of zero to one clock pulse in
increments of between 1/64 and 1/512 of a clock period (depending on the
PCLK frequency). The increments will be between 100ps and 200ps. All clock
and timing output signals will be delayed by the clock phase offset
programmed in this register.
H_Offset (1Bh) - the difference between the reference HSYNC signal and the
output H Sync and/or H Blanking signal in clock pulses, with a control range of
zero to +1 line. All timing output signals will be delayed by the horizontal offset
programmed in this register.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS4911BCNE3 | HD/SD/Graphics Clock and Timing Generator with GENLOCK |
| GS4915 | CONN,S/R,8 POS,254C-08-1, CLOSED END STRAIN RELIEF COVER |
| GS6332 | 3 Pin, Low-Power, P Reset Circuits |
| GS6332UR15D1 | 3 Pin, Low-Power, P Reset Circuits |
| GS6333UR19D1 | FC/ACP F.O. SINGLE MODE IN-LINE ATTENUATOR 10DB |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS4911B_09 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:HD/SD/Graphics Clock and Timing Generator with GENLOCK |
| GS4911BCNE3 | 功能描述:IC RE-TIMER RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| GS4915 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:ClockCleaner |
| GS4915_09 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:ClockCleaner |
| GS4915-CNE3 | 制造商:Semtech Corporation 功能描述:QFN-40 pin (490/tray) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。