- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379891 > CL-PS7111 (Cirrus Logic, Inc.) Low-Power System-on-a-Chip PDF資料下載
參數(shù)資料
| 型號： | CL-PS7111 |
| 廠商： | Cirrus Logic, Inc. |
| 英文描述： | Low-Power System-on-a-Chip |
| 中文描述： | 低功耗系統(tǒng)級晶片 |
| 文件頁數(shù)： | 70/105頁 |
| 文件大?。?/td> | 1207K |
| 代理商： | CL-PS7111 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁當(dāng)前第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁
September 1997
69
PRELIMINARY DATA BOOK v2.0
REGISTER DESCRIPTIONS
CL-PS7111
Low-Power System-on-a-Chip
5.26
Clear All Start Up Reason Flags Location — STFCLR
A write to this location clears all the start-up reason flags in the System Flags Status register (SYSFLG).
5.27
Battery Low End-of-Interrupt — BLEOI
A write to this location clears the interrupt generated by a low battery (falling BATOK with NEXTPWR
high).
5.28
Media Changed End-of-Interrupt — MCEOI
A write to this location clears the interrupt generated by a rising edge of the NMEDCHG input pin.
5.29
Tick End-of-Interrupt Location — TEOI
A write to this location clears the current pending tick interrupt and watchdog interrupt.
5.30
End--of-Interrupt Location — TC1EOI TC1
A write to this location clears the under-flow interrupt generated by TC1.
5.31
End-of-Interrupt Location — TC2EOI TC2
A write to this location clears the under-flow interrupt generated by TC2.
5.32
RTC Match End-of-Interrupt — RTCEOI
A write to this location clears the RTC match interrupt.
5.33
UART1 Modem Status Changed End-of-Interrupt —
UMSEOI
A write to this location clears the modem status changed interrupt.
5.34
Codec End-of-Interrupt Location — COEOI
A write to this location clears the sound interrupt (CSINT).
5.35
Enter Idle State Location — HALT
A write to this location places the system into the idlestate by halting the clock to the processor until an
interrupt is generated. A write to this location while there is an active interrupt has no effect.
5.36
Enter Standby State Location — STDBY
A write to this location places the system into the standby state by halting the main oscillator. It automat-
ically switches the DRAMs to self-refresh if the RFSHEN bit is set in the DRAM Refresh Period register.
All transitions to the standby state are synchronized with DRAM cycles. A write to this location while there
is an active interrupt has no effect.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CL-PS7111-VC-A | Low-Power System-on-a-Chip |
| CL-PS7500FE | System-on-a Chip for Internet Appliance |
| CL-SH8665 | Integrated ATA Drive microcontroller(集成ATA驅(qū)動微控制器) |
| CL1431 | Precision Adjustable Shunt Reference |
| CL1431D | Precision Adjustable Shunt Reference |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CL-PS7111(208LQFP) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC |
| CL-PS7111(256PBGA) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC |
| CL-PS7111-VC-A | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-Power System-on-a-Chip |
| CL-PS7500FE | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:System-on-a Chip for Internet Appliance |
| CLPT-12SP-06 | 制造商:Tri-Star Electronics International 功能描述:CONNECTOR - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。