- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379891 > CL-PS7111 (Cirrus Logic, Inc.) Low-Power System-on-a-Chip PDF資料下載
參數(shù)資料
| 型號(hào)： | CL-PS7111 |
| 廠商： | Cirrus Logic, Inc. |
| 英文描述： | Low-Power System-on-a-Chip |
| 中文描述： | 低功耗系統(tǒng)級(jí)晶片 |
| 文件頁數(shù)： | 23/105頁 |
| 文件大?。?/td> | 1207K |
| 代理商： | CL-PS7111 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁
PRELIMINARY DATA BOOK v2.0
September 1997
22
FUNCTIONAL DESCRIPTION
CL-PS7111
Low-Power System-on-a-Chip
3.4
CPU Core
The ARM710a microprocessor is a 32-bit RISC processor with an 8-Kbyte unified cache. This cache has
512 lines of four words arranged as a four-way set association. The cache is directly connected to the
ARM710a microprocessor and caches the virtual addressfrom the processor. The MMU translates the
virtual address into a physical address, and contains a 64-entry TLB (translation look aside buffer) and is
post cache that is, it only translates external memory references (cache misses) to save power.
The big end bit in the ARM710a control register sets whether the CL-PS7111 treats words in memory as
being stored in big-endian or little-endian format. See Chapters 5 and 11 of the ARM710a Macrocell Data
Sheetfor more information on the control register. Memory is viewed as a linear collection of bytes num-
bered upwards from zero. Bytes 0 to 3 hold the first stored word, bytes 4 to 7 the second, and so on. In
the little-endian scheme, the lowest numbered byte in a word is considered to be the least-significant byte
of the word, and the highest numbered byte is the most-significant. Byte 0 of the memory system should
be connected to data lines 7 through 0 (D[7:0]) in this scheme. In the big-endian scheme, the most-sig-
nificant byte of a word is stored at the lowest numbered byte and the least-significant byte is stored at the
highest numbered byte. However, the memory controller of the CL-PS7111 will align the byte lane such
that byte 0 of the memory system may always be connected to D[7:0]. Load and store are the only instruc-
tions affected by the endian functionality. For details on the ARM7 instruction set and CPU architecture,
refer to the ARM710a Macrocell Data Sheet.
3.5
Counters
The CL-PS7111 has two integrated identical timer counters: TC1 and TC2. Each timer counter has an
associated 16-bit read/write data register and control bits in the System Control registers. Each counter
is immediately loaded with the value written to the data register. This value decrements on the second
active clock edge, arriving after the write (after the first complete period of the clock). When the timer
counter underflows (reaches 0) the appropriate interrupt asserts. The timer counters can be read at any
time. The clock source and mode are selected by writing to various bits in the System Control registers.
Clock sources, when running from an 18.432-MHz master clock, are 512kHz and 2 kHz. When using the
13-MHz source, the default frequencies are 541 kHz and 2.115 kHz, respectively. However, in non-PLL
mode, an optional divide by 26 frequency can be generated, thus generating a 500-kHz frequency when
using the 13-MHz source. This divider is enabled by setting OSTB (Operating System Timing in
SYSCON2[12]). When OSTB is set high to select the 500-kHz mode, the 500-kHz frequency is routed to
the timers instead of 512 kHz. This does not affect the frequencies derived from any of the other internal
peripherals.
a
Bold indicates active byte lane.
Word + 0 (B)
11223344
44
44
44
44
44
44
44
44
Word + 0 (B)
11223344
44
44
44
44
44
44
44
44
Word + 0 (B)
11223344
44
44
44
44
44
44
44
44
Table 3-2.
Endian Functionality and Write Operations
(cont.)
Address (W/B)
Register Contents
Byte Lanes to Memory/Ports/Registers
Big-endian Memory
Little-endian Memory
7:0
15:8
23:16
31:24
7:0
15:8
23:16
31:24
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CL-PS7111-VC-A | Low-Power System-on-a-Chip |
| CL-PS7500FE | System-on-a Chip for Internet Appliance |
| CL-SH8665 | Integrated ATA Drive microcontroller(集成ATA驅(qū)動(dòng)微控制器) |
| CL1431 | Precision Adjustable Shunt Reference |
| CL1431D | Precision Adjustable Shunt Reference |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CL-PS7111(208LQFP) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC |
| CL-PS7111(256PBGA) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC |
| CL-PS7111-VC-A | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-Power System-on-a-Chip |
| CL-PS7500FE | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:System-on-a Chip for Internet Appliance |
| CLPT-12SP-06 | 制造商:Tri-Star Electronics International 功能描述:CONNECTOR - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。