參數(shù)資料
型號： ADSP-TS101SKB2250X
廠商： ANALOG DEVICES INC
元件分類： 數(shù)字信號處理
英文描述： 64-BIT, 125 MHz, OTHER DSP, PBGA484
封裝： 19 X 19 MM, METRIC, PLASTIC, BGA-484
文件頁數(shù)： 7/42頁
文件大?。?/td> 774K
代理商： ADSP-TS101SKB2250X
This information applies to a product under development. Its characteristics and specifications are subject to change with-
out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing.
15
REV. PrE
For current information contact Analog Devices at 800/262-5643
ADSP-TS101S
February 2002
PRELIMINARY TECHNICAL DATA
CPA
I/O (o/d)
Core Priority Access. Asserted while the DSP’s core accesses external memory. This
pin enables a slave DSP to interrupt a master DSP’s background DMA transfers and
gain control of the external bus for core-initiated transactions.
CPA is an open drain
output, connected to all DSPs in the system. The
CPA pin has an internal 500
pullup resistor, which is only enabled on the DSP with ID=0. If not required in the
system, leave
CPA unconnected (external pullups will be required for ID1–ID7).
DPA
I/O (o/d)
DMA Priority Access. Asserted while a high-priority DSP DMA channel accesses
external memory. This pin enables a high-priority DMA channel on a slave DSP to
interrupt transfers of a normal-priority DMA channel on a master DSP and gain
control of the external bus for DMA-initiated transactions.
DPA is an open drain
output, connected to all DSPs in the system. The
DPA pin has an internal 500
pullup resistor, which is only enabled on the DSP with ID=0. If not required in the
system, leave
DPA unconnected (external pullups will be required for ID1–ID7).
DMAR3–0
I/A
DMA Request Pins. Enable external I/O devices to request DMA services from the
DSP. In response to
DMARx, the DSP performs DMA transfers according to the
DMA channel’s initialization. The DSP ignores DMA requests from uninitialized
channels.
FLYBY2
O/T (pu)
Flyby Mode. When a DSP DMA channel is initiated in
FLYBY mode, it generates
flyby transactions on the external bus. During flyby transactions, the DSP asserts
FLYBY, which signals the source or destination I/O device to latch the next data or
strobe the current data, respectively, and to prepare for the next data on the next cycle.
IOEN2
O/T (pu)
I/O Device Output Enable. Enables the output buffers of an external I/O device for
fly-by transactions between the device and external memory. Active on fly-by
transactions.
1 The address and data buses may float for several cycles during bus mastership transitions between a TigerSHARC and a host. Floating in this case means
that these inputs are not driven by any source and that DC-biased terminations are not present. It is not necessary to add pullups as there are no reliability
issues and the worst-case power consumption for these floating inputs is negligible. Unconnected address pins may require pullups or pulldowns to avoid
erroneous slave accesses, depending on the system. Unconnected data pins may be left floating.
2 The internal 100 k
internal pullup may not be sufficient depending on system noise and/or leakage. A stronger pullup may be necessary.
3 The internal 100 k
internal pulldown may not be sufficient depending on system noise and/or leakage. A stronger pulldown may be necessary.
Table 6. Pin Definitions—SDRAM Controller
Signal
Type
Description
MSSD1
I/O/T (pu)
Memory Select SDRAM.
MSSD is asserted whenever the DSP accesses SDRAM
memory space.
MSSD is a decoded memory address pin that is asserted whenever the
DSP issues an SDRAM command cycle (access to ADDR31:26 = 0b000001). In a
multiprocessor system, the master DSP drives
MSSD.
RAS1
I/O/T (pu)
Row Address Select. When sampled low,
RAS indicates that a row address is valid in
a read or write of SDRAM. In other SDRAM accesses, it defines the type of operation
to execute according to SDRAM specification.
CAS1
I/O/T (pu)
Column Address Select. When sampled low,
CAS indicates that a column address is
valid in a read or write of SDRAM. In other SDRAM accesses, it defines the type of
operation to execute according to the SDRAM specification.
A = asynchronous; G = ground; I = input; O = output; o/d = open drain output; P = power supply;
pd = internal pulldown 100 k
; pu = internal pullup 100 k; T = Three-State
Table 5. Pin Definitions—External Port (continued)
Signal
Type
Description
A = asynchronous; G = ground; I = input; O = output; o/d = open drain output; P = power supply;
pd = internal pulldown 100 k
; pu = internal pullup 100 k; T = Three-State
相關(guān)PDF資料
PDF描述
ADT70GR-REEL7 ANALOG TEMP SENSOR-VOLTAGE, 2.49-2.51V, 1Cel, RECTANGULAR, SURFACE MOUNT
ADT7462ACPZ-500RL7 DIGITAL TEMP SENSOR-SERIAL, 8BIT(s), 4Cel, SQUARE, SURFACE MOUNT
ADTSM66SV KEYPAD SWITCH, SPST, MOMENTARY-TACTILE, 0.05A, 12VDC, 3.92 N, SURFACE MOUNT-STRAIGHT
ADTS644N/KV KEYPAD SWITCH, SPST, MOMENTARY-TACTILE, 0.05A, 12VDC, 1.57 N, THROUGH HOLE-STRAIGHT
ADTSM648N/KV KEYPAD SWITCH, SPST, MOMENTARY-TACTILE, 0.05A, 12VDC, 1.57 N, SURFACE MOUNT-STRAIGHT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-TS201SABP-050 功能描述:IC PROCESSOR 500MHZ 576BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:TigerSHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤
ADSP-TS201SABP-060 功能描述:IC PROCESSOR 600MHZ 576BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:TigerSHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤
ADSP-TS201SABP-10X 制造商:Analog Devices 功能描述:
ADSP-TS201SABP-15X 制造商:Analog Devices 功能描述:
ADSP-TS201SABP-ENG 制造商:Analog Devices 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*