
XRT86SH328
PRELIMINARY
98
28-CHANNEL DS1/E1 FRAMER/LIU WITH DS3 MUX & VT-MAPPER - SONET APPLICATIONS
REV. P1.0.6
BIT [7:0] - SD_BURST_TOLERANCE - MSB
These READ/WRITE bits, along with the contents of the Receive STS-1/STS-3 Transport - SD BURST Tolerance - Byte
0 registers are used to specify the maximum number of B2 byte (or BIP-24) errors that the corresponding Receive STS-
1/STS-3 TOH Processor block can accumulate during a single Sub-Interval period (e.g., an STS-1 or STS-3 frame
period), when determining whether or not to declare the SD (Signal Degrade) defect condition.
N
OTE
:
The purpose of this feature is to are used to provide some level of B2 error burst filtering, when the Receive
STS-1/STS-3 TOH Processor block is accumulating B2 byte (or BIP-24) errors in order to declare the SD defect
condition. The user can implement this feature in order to configure the Receive STS-1/STS-3 TOH Processor
block to detect B2 bit errors in multiple Sub-Interval periods before it will declare the SD defect condition.
BIT [7:0] - SD_BURST_TOLERANCE - LSB
These READ/WRITE bits, along with the contents of the Receive STS-1/STS-3 Transport - SD BURST Tolerance - Byte
1 registers are used to specify the maximum number of B2 byte (or BIP-24) errors that the corresponding Receive STS-
1/STS-3 TOH Processor block can accumulate during a single Sub-Interval period (e.g., an STS-1 or STS-3 frame
period), when determining whether or not to declare the SD (Signal Degrade) defect condition.
N
OTE
:
The purpose of this feature is to are used to provide some level of B2 error burst filtering, when the Receive
STS-1/STS-3 TOH Processor block is accumulating B2 byte (or BIP-24) errors in order to declare the SD defect
condition. The user can implement this feature in order to configure the Receive STS-1/STS-3 TOH Processor
block to detect B2 bit errors in multiple Sub-Interval periods before it will declare the SD defect condition.
BIT [7:0] - SF_BURST_TOLERANCE - MSB
These READ/WRITE bits, along with the contents of the Receive STS-1/STS-3 Transport - SF BURST Tolerance - Byte
0 registers are used to specify the maximum number of B2 byte (or BIP-24) errors that the corresponding Receive STS-
1/STS-3 TOH Processor block can accumulate during a single Sub-Interval period (e.g., an STS-1 or STS-3 frame
period), when determining whether or not to declare the SF (Signal Failure) defect condition.
N
OTE
:
The purpose of this feature is to are used to provide some level of B2 error burst filtering, when the Receive
STS-1/STS-3 TOH Processor block is accumulating B2 byte (or BIP-24) errors in order to declare the SF defect
condition. The user can implement this feature in order to configure the Receive STS-1/STS-3 TOH Processor
block to detect B2 bit errors in multiple Sub-Interval periods before it will declare the SF defect condition.
T
ABLE
117: R
ECEIVE
STS-1/STS-3 T
RANSPORT
- R
ECEIVE
SD B
URST
E
RROR
T
OLERANCE
- B
YTE
0 (A
DDRESS
L
OCATION
= 0
X
0253)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
SD_BURST_TOLERANCE[7:0]
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
1
1
1
1
1
1
1
1
T
ABLE
118: R
ECEIVE
STS-1/STS-3 T
RANSPORT
- R
ECEIVE
SF B
URST
E
RROR
T
OLERANCE
- B
YTE
1 (A
DDRESS
L
OCATION
= 0
X
0256)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
SF_BURST_TOLERANCE[15:8]
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
1
1
1
1
1
1
1
1