- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382686 > TSB12C01APZ (Texas Instruments, Inc.) High-Speed Serial-Bus Link-Layer Controller PDF資料下載
參數(shù)資料
| 型號： | TSB12C01APZ |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | High-Speed Serial-Bus Link-Layer Controller |
| 中文描述： | 高速串行總線鏈路層控制器 |
| 文件頁數(shù)： | 53/59頁 |
| 文件大?。?/td> | 275K |
| 代理商： | TSB12C01APZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁當前第53頁第54頁第55頁第56頁第57頁第58頁第59頁
7–5
7.6.1
The definition of the bits in the status transfer is shown in Table 7–9.
Status Request
Table 7–9. Status-Request Functions (Length of Stream: 16 Bits)
BIT(s)
NAME
DESCRIPTION
0
Arbitration Reset
Gap
The arbitration-reset gap bit indicates that the phy interface has detected that the bus
has been idle for an arbitration reset gap time (this time is defined in the IEEE 1394-1995
standard). This bit is used by the TSB12C01A in its busy/retry state machine.
1
Fair Gap
The fair-gap bit indicates that the phy interface has detected that the bus has been idle
for a fair-gap time (this time is defined in the IEEE 1394-1995 standard). This bit is used
by the TSB12C01A to detect the completion of an isochronous cycle.
2
Bus Reset
The bus reset bit indicates that the phy interface has entered the bus reset state.
3
phy Interrupt
The phy interrupt bit indicates that the phy interface is requesting an interrupt to the host.
4–7
Address
The address bits hold the address of the phy register whose contents are transferred
to the TSB12C01A.
8–15
Data
The data bits hold the data that is to be sent to the TSB12C01A.
Normally, the phy interface sends just the first four bits of data to the TSB12C01A. These bits are used by
the TSB12C01A state machine. However, if the TSB12C01A initiates a read request (through a request
transfer), then the phy interface sends the entire status packet to the TSB12C01A. Additionally, the phy
interface sends the contents of the register to the TSB12C01A when it has some important information to
pass on. Currently, the only condition where this occurs is after the self-identification process when the phy
interface needs to inform the TSB12C01A of its new node address (physical ID register).
There may be times when the phy interface wants to start a second status transfer. The phy interface first
has to wait at least one clock cycle with the CTL lines idle before it can begin a second transfer.
7.6.2
When the TSB12C01A wants to transmit information, it first requests access to the bus through an LREQ
signal. Once the phy interface receives this request, it arbitrates to gain control of the bus. When the phy
interface wins ownership of the serial bus, it grants the bus to the TSB12C01A by asserting the transmit state
on the CTL terminals for at least one SCLK cycle. The TSB12C01A takes control of the bus by asserting
either hold or transmit on the CTL lines. Hold is used by the TSB12C01A to keep control of the bus when
it needs some time to prepare the data for transmission. The phy interface keeps control of the bus for the
TSB12C01A by asserting a data-on state on the bus. It is not necessary for the TSB12C01A to use hold
when it is ready to transmit as soon as bus ownership is granted.
Transmit
When the TSB12C01A is prepared to send data, it asserts transmit on the CTL lines as well as sends the
first bits of the packet on the D0 – D7 lines (assuming 400 Mb/s). The transmit state is held on the CTL
terminals until the last bits of data have been sent. The TSB12C01A then asserts idle on the CTL lines for
one clock cycle after which it releases control of the interface.
However, there are times when the TSB12C01A needs to send another packet without releasing the bus.
For example, the TSB12C01A may want to send consecutive isochronous packets or it may want to attach
a response to an acknowledgment. To do this, the TSB12C01A asserts hold instead of idle when the first
packet of data has been completely transmitted. Hold, in this case, informs the phy interface that the
TSB12C01A needs to send another packet without releasing control of the bus. The phy interface then waits
a set amount of time before asserting transmit. The TSB12C01A can then proceed with the transmittal of
the second packet. After all data has been transmitted and the TSB12C01A has asserted idle on the CTL
terminals, the phy interface asserts its own idle state on the CTL lines. When sending multiple packets in
this fashion, it is required that all data be transmitted at the same speed. This is required because the
transmission speed is set during arbitration, and since the arbitration step is skipped, there is no way of
informing the network of a change in speed.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSB12C01AWN | High-Speed Serial-Bus Link-Layer Controller |
| TSB12LV01APZ | High-Speed Serial-Bus Link-Layer Controller |
| TSB3055 | IC APEX 20KE FPGA 300K 240-PQFP |
| TSB41AB3 | IC APEX 20KE FPGA 400K 672-FBGA |
| TSB41BA3-EP | IC APEX 20KE FPGA 400K 672-FBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSB12C01AWN | 制造商:TI 制造商全稱:Texas Instruments 功能描述:High-Speed Serial-Bus Link-Layer Controller |
| TSB12LV01A | 制造商:Texas Instruments 功能描述: |
| TSB12LV01AIPZ | 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394 (Firewire) Bus Interface/Controller |
| TSB12LV01APZ | 制造商:TI 制造商全稱:Texas Instruments 功能描述:High-Speed Serial-Bus Link-Layer Controller |
| TSB12LV01B | 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394-1995 HIGH SPEED SERIAL BUS LINK LAYER CONTROLLER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。