參數(shù)資料
型號(hào)： TSB12C01APZ
廠商： Texas Instruments, Inc.
英文描述： High-Speed Serial-Bus Link-Layer Controller
中文描述： 高速串行總線鏈路層控制器
文件頁數(shù)： 33/59頁
文件大?。?/td> 275K
代理商： TSB12C01APZ
4–3
quadlet contain the node and bus ID of the source, and the remaining 16 bits of the second and third quadlets
contain the 48-bit, quadlet-aligned destination offset address. The fourth quadlet contains data that was
used by write requests and read responses. For read requests and write responses, the quadlet data field
is omitted. The last quadlet contains packet-reception status, added by the TSB12C01A.
0
1 2
3
4
5 6
7
8
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
spd
tLabel
rt
tCode
priority
sourceID
destinationOffsetHigh
destinationOffsetLow
quadlet data (for write request and read response)
ackSent
destinationID
Figure 4–3. Quadlet-Receive Format
Table 4–3. Quadlet-Receive Format Functions
FIELD NAME
DESCRIPTION
destinationID
This is the concatenation of the 10-bit bus number and the 6-bit node number that forms the
node address to which this packet is being sent.
tLabel
This field is the transaction label, which is a unique tag for each outstanding transaction
between two nodes. This is used to pair up a response packet with its corresponding request
packet.
rt
The retry code for this packet is 00 = new, 01 = retry_X, 10 = retryA, and 11 = retryB.
tCode
tCode is the transaction code for this packet. (See Table 6–10 of the IEEE 1394-1995
standard).
priority
The priority level for this packet. For cable implementation, the value of the bits must be zero.
For backplane implementation, see clause 5.4.1.3 and 5.4.2.1 of the IEEE 1394-1995
standard.
sourceID
This is the node ID of the sender of this packet.
destination OffsetHigh,
destination OffsetLow
The concatenation of these two fields addresses a quadlet in the destination node’s address
space. This address must be quadlet aligned (modulo 4). (The upper four bits of the
destination OffsetHigh field are used as the response code for lock-response packets, and
the remaining bits are reserved.)
quadlet data
For write requests and read responses, this field holds the transferred data. For write
responses and read requests, this field is not present.
spd
This field indicates the speed at which this packet was sent. 00 = 100 Mb/s, 01 = 200 Mb/s,
10 = 400 Mb/s, and 11 is undefined for this implementation.
ackSent
This field holds the acknowledge sent by the receiver for this packet. (See Table 6–13 in the
draft standard.)
4.1.4
The block-receive format is shown in Figure 4–4. The first 16 bits of the first quadlet contain the node and
bus ID of the destination node, and the last 16 bits contain packet-control information. The first 16 bits of
the second quadlet contain the node and bus ID of the source node, and the last 16 bits of the second
quadlet and all of the third quadlet contain the 48-bit, quadlet-aligned destination offset address. All
remaining quadlets, except for the last one, contain data that is used only for write requests and read
Block Receive
相關(guān)PDF資料
PDF描述
TSB12C01AWN High-Speed Serial-Bus Link-Layer Controller
TSB12LV01APZ High-Speed Serial-Bus Link-Layer Controller
TSB3055 IC APEX 20KE FPGA 300K 240-PQFP
TSB41AB3 IC APEX 20KE FPGA 400K 672-FBGA
TSB41BA3-EP IC APEX 20KE FPGA 400K 672-FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSB12C01AWN 制造商:TI 制造商全稱:Texas Instruments 功能描述:High-Speed Serial-Bus Link-Layer Controller
TSB12LV01A 制造商:Texas Instruments 功能描述:
TSB12LV01AIPZ 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394 (Firewire) Bus Interface/Controller
TSB12LV01APZ 制造商:TI 制造商全稱:Texas Instruments 功能描述:High-Speed Serial-Bus Link-Layer Controller
TSB12LV01B 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394-1995 HIGH SPEED SERIAL BUS LINK LAYER CONTROLLER
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*