參數(shù)資料
型號(hào)： TSB12C01APZ
廠商： Texas Instruments, Inc.
英文描述： High-Speed Serial-Bus Link-Layer Controller
中文描述： 高速串行總線鏈路層控制器
文件頁(yè)數(shù)： 50/59頁(yè)
文件大小： 275K
代理商： TSB12C01APZ
7–2
7.4.1
Phy Interface Has Control of the Bus
Table 7–1. Phy Interface Control of Bus Functions
CTL0,CTL1
NAME
DESCRIPTION OF ACTIVITY
00
Idle
No activity is occurring (this is the default mode).
01
Status
Status information is being sent from the phy layer to the TSB12C01A.
10
Receive
An incoming packet is being sent from the phy layer to the TSB12C01A.
11
Transmit
The TSB12C01A has been given control of the bus to send an outgoing packet.
7.4.2
The TSB12C01A has control of the bus after receiving permission from the phy layer.
TSB12C01A Has Control of the Bus
Table 7–2. TSB12C01A Control of Bus Functions
CTL0, CTL1
NAME
DESCRIPTION OF ACTIVITY
00
Idle
The TSB12C01A releases the bus (transmission has been completed).
01
Hold
The TSB12C01A is holding the bus while data is being prepared for transmission, or the
TSB12C01A wants to send another packet without arbitration.
10
Transmit
An outgoing packet is being sent from the TSB12C01A to phy layer.
11
Reserved
None
7.5
A serial stream of information is sent across the LREQ terminal whenever the TSB12C01A needs to request
the bus or access a register that is located in the phy layer. The size of the stream varies depending on
whether the transfer is a bus request, a read command, or a write command. Regardless of the type of
transfer, a start bit of 1 is required at the beginning of the stream and a stop bit of 0 is required at the end
of the stream.
Request
Table 7–3. Request Functions
NUMBER
of BITS
NAME
7
Bus Request
9
Read Register Request
17
Write Register Request
7.5.1
The definition of the bits in the three different types of transfers are shown in Table 7–4.
LREQ Transfer
7.5.1.1
TSB12C01A Bus Request
Table 7–4. Bus-Request Functions (Length of Stream: 7 Bits)
BIT(S)
NAME
DESCRIPTION
0
Start Bit
Start bit indicates the beginning of the transfer (always set).
1–3
Request Type
Request type indicates the type of bus request (see Table 7–7 for the encoding of this
field).
4–5
Request Speed
Request speed indicates the speed at which the phy interface sends the packet for this
particular request (see Table 7–8 for the encoding of this field).
6
Stop Bit
Stop bit indicates the end of the transfer (always cleared).
相關(guān)PDF資料
PDF描述
TSB12C01AWN High-Speed Serial-Bus Link-Layer Controller
TSB12LV01APZ High-Speed Serial-Bus Link-Layer Controller
TSB3055 IC APEX 20KE FPGA 300K 240-PQFP
TSB41AB3 IC APEX 20KE FPGA 400K 672-FBGA
TSB41BA3-EP IC APEX 20KE FPGA 400K 672-FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSB12C01AWN 制造商:TI 制造商全稱:Texas Instruments 功能描述:High-Speed Serial-Bus Link-Layer Controller
TSB12LV01A 制造商:Texas Instruments 功能描述:
TSB12LV01AIPZ 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394 (Firewire) Bus Interface/Controller
TSB12LV01APZ 制造商:TI 制造商全稱:Texas Instruments 功能描述:High-Speed Serial-Bus Link-Layer Controller
TSB12LV01B 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394-1995 HIGH SPEED SERIAL BUS LINK LAYER CONTROLLER
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*