- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382635 > TMP20F2810PBKAEP (Texas Instruments, Inc.) Digital Signal Processors PDF資料下載
參數(shù)資料
| 型號： | TMP20F2810PBKAEP |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | Digital Signal Processors |
| 中文描述： | 數(shù)字信號處理器 |
| 文件頁數(shù)： | 127/159頁 |
| 文件大?。?/td> | 2084K |
| 代理商： | TMP20F2810PBKAEP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁當前第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁
Electrical Specifications
126
March 2004 Revised October 2004
SGUS051A
6.26
External Interface Ready-on-Read Timing With One External Wait State
Table 630. External Memory Interface Read Switching Characteristics (Ready-on-Read, 1 Wait State)
PARAMETER
MIN
MAX
UNIT
td(XCOH-XZCSL)
td(XCOHL-XZCSH)
td(XCOH-XA)
td(XCOHL-XRDL)
td(XCOHL-XRDH
th(XA)XZCSH
th(XA)XRD
During inactive cycles, the XINTF address bus will always hold the last address put out on the bus. This includes alignment cycles.
Delay time, XCLKOUT high to zone chip-select active low
1
ns
Delay time, XCLKOUT high/low to zone chip-select inactive high
2
3
ns
Delay time, XCLKOUT high to address valid
2
ns
Delay time, XCLKOUT high/low to XRD active low
1
ns
Delay time, XCLKOUT high/low to XRD inactive high
2
1
ns
Hold time, address valid after zone chip-select inactive high
ns
Hold time, address valid after XRD inactive high
ns
Table 631. External Memory Interface Read Timing Requirements (Ready-on-Read, 1 Wait State)
MIN
MAX
UNIT
ta(A)
ta(XRD)
tsu(XD)XRD
th(XD)XRD
LR = Lead period, read access. AR = Active period, read access. See Table 625.
Access time, read data from address valid
(LR + AR) 14
AR 12
ns
Access time, read data valid from XRD active low
ns
Setup time, read data valid before XRD strobe inactive high
12
ns
Hold time, read data valid after XRD inactive high
0
ns
Table 632. Synchronous XREADY Timing Requirements (Ready-on-Read, 1 Wait State)
§
MIN
MAX
UNIT
tsu(XRDYsynchL)XCOHL
th(XRDYsynchL)
te(XRDYsynchH)
tsu(XRDYsynchH)XCOHL
th(XRDYsynchH)XZCSH
§The first XREADY (Synch) sample occurs with respect to E in Figure 631:
E = (XRDLEAD + XRDACTIVE) tc(XTIM)
When first sampled, if XREADY (Synch) is found to be high, then the access will complete. If XREADY (Synch) is found to be low, it will be sampled
again each tc(XTIM) until it is found to be high.
For each sample (n) the setup time (D) with respect to the beginning of the access can be calculated as:
D = (XRDLEAD + XRDACTIVE +n 1) tc(XTIM) tsu(XRDYsynchL)XCOHL
where n is the sample number: n = 1, 2, 3, and so forth.
Setup time, XREADY (Synch) low before XCLKOUT high/low
15
ns
Hold time, XREADY (Synch) low
12
ns
Earliest time XREADY (Synch) can go high before the sampling XCLKOUT edge
3
ns
Setup time, XREADY (Synch) high before XCLKOUT high/low
15
ns
Hold time, XREADY (Synch) held high after zone chip select high
0
ns
Table 633. Asynchronous XREADY Timing Requirements (Ready-on-Read, 1 Wait State)
MIN
MAX
UNIT
tsu(XRDYAsynchL)XCOHL
th(XRDYAsynchL)
te(XRDYAsynchH)
tsu(XRDYAsynchH)XCOHL
th(XRDYasynchH)XZCSH
The first XREADY (Asynch) sample occurs with respect to E in Figure 632:
E = (XRDLEAD + XRDACTIVE 2) tc(XTIM)
When first sampled, if XREADY (Asynch) is found to be high, then the access will complete. If XREADY (Asynch) is found to be low, it will be
sampled again each tc(XTIM) until it is found to be high.
For each sample, setup time from the beginning of the access can be calculated as:
D = (XRDLEAD + XRDACTIVE 3 +n) tc(XTIM) tsu(XRDYasynchL)XCOHL
where n is the sample number: n = 1, 2, 3, and so forth.
Setup time, XREADY (Asynch) low before XCLKOUT high/low
11
ns
Hold time, XREADY (Asynch) low
8
ns
Earliest time XREADY (Asynch) can go high before the sampling XCLKOUT edge
3
ns
Setup time, XREADY (Asynch) high before XCLKOUT high/low
11
ns
Hold time, XREADY (Asynch) held high after zone chip select high
0
ns
相關PDF資料 |
PDF描述 |
|---|---|
| TMS320F2812PGFMEP | Digital Signal Processors |
| TMS320F2810PGFAEP | Digital Signal Processors |
| TMX20F2810PBKAEP | Digital Signal Processors |
| TMS320LC2404APGA | DSP CONTROLLERS |
| TMP320LC2401APAGA | DSP CONTROLLERS |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TMP2681P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| TMP275 | 制造商:BB 制造商全稱:BB 功能描述:0.5∑C Digital Out Temperature Sensor |
| TMP275AID | 功能描述:板上安裝溫度傳感器 0.5C Dig Out Temp Sensor RoHS:否 制造商:Omron Electronics 輸出類型:Digital 配置: 準確性:+/- 1.5 C, +/- 3 C 溫度閾值: 數(shù)字輸出 - 總線接口:2-Wire, I2C, SMBus 電源電壓-最大:5.5 V 電源電壓-最小:4.5 V 最大工作溫度:+ 50 C 最小工作溫度:0 C 關閉: 安裝風格: 封裝 / 箱體: 設備功能:Temperature and Humidity Sensor |
| TMP275AID | 制造商:Texas Instruments 功能描述:IC TEMP SENSOR 12BIT |
| TMP275AID | 制造商:Texas Instruments 功能描述:IC DIGITAL TEMP SENSOR |
發(fā)布緊急采購，3分鐘左右您將得到回復。