- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383938 > TCP pentium processor (Intel Corp.) 32-Bit CPU with 64-Bit Data Bus(帶64位數(shù)據(jù)總線32位CPU) PDF資料下載
參數(shù)資料
| 型號： | TCP pentium processor |
| 廠商： | Intel Corp. |
| 英文描述： | 32-Bit CPU with 64-Bit Data Bus(帶64位數(shù)據(jù)總線32位CPU) |
| 中文描述： | 32位與64位數(shù)據(jù)總線（帶64位數(shù)據(jù)總線32位的CPU中央處理器） |
| 文件頁數(shù)： | 42/49頁 |
| 文件大?。?/td> | 947K |
| 代理商： | TCP PENTIUM PROCESSOR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當(dāng)前第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
PENTIUM
PROCESSOR WITH VOLTAGE REDUCTION TECHNOLOGY
E
8.
Referenced to TCK falling edge.
9.
1 ns can be added to the maximum TCK rise and fall times for every 10 MHz of frequency below 33 MHz.
10. During probe mode operation, do not use the boundary scan timings (t
55
–
58
).
11. Setup time is required to guarantee recognition on a specific clock.
12. Hold time is required to guarantee recognition on a specific clock.
13. All TTL timings are referenced from 1.5V.
14. To guarantee proper asynchronous recognition, the signal must have been de-asserted (inactive) for a minimum of two
clocks before being returned active and must meet the minimum pulse width.
15. This input may be driven asynchronously.
16. When driven asynchronously, RESET, NMI, FLUSH#, R/S#, INIT, and SMI# must be de-asserted (inactive) for a minimum
of two clocks before being returned active.
17. The D/C#, M/IO#, W/R#, CACHE#, and A5-A31 signals are sampled only on the CLK that ADS# is active.
18. BF should be strapped to V
CC
3 or left floating.
19. These signals are measured on the rising edge of adjacent CLKs at 1.5V. To ensure a 1:1 relationship between the
amplitude of the input jitter and the internal and external clocks, the jitter frequency spectrum should not have any power
spectrum peaking between 500 KHz and 1/3 of the CLK operating frequency. The amount of jitter present must be
accounted for as a component of CLK skew between devices.
20. Timing (t
14
) is required for external snooping (e.g., address setup to the CLK in which EADS# is sampled active).
21. BUSCHK# is used as a reset configuration signal to select buffer size.
22. Each valid delay is specified for a 0 pF load. The system designer should use I/O buffer modeling to account for signal
flight time delays.
42
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TCS426 | Dual Power MOSFET Drivers |
| TCS426CPA | Dual Power MOSFET Drivers |
| TCS426CSA | Dual Power MOSFET Drivers |
| TCS426MJA | Dual Power MOSFET Drivers |
| TCS427 | Dual Power MOSFET Drivers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TCPR01 | 制造商: 功能描述: 制造商:ARCO ELECTRONICS 功能描述: |
| TCPS2 | 制造商:Apex Tool Group 功能描述:SPRING 4521000001 REPM'T PLIERS/ |
| TCPSERIES | 制造商:AVX 制造商全稱:AVX Corporation 功能描述:TCP Series Low ESR Tantalum Modules |
| TCP-SERIES | 制造商:AVX 制造商全稱:AVX Corporation 功能描述:TCP Series Low ESR Tantalum Modules |
| TCPSMTP | 制造商:CMX Systems 功能描述:Simple Mail Transfer Protocol |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。