- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383876 > T7234A Compliance with the New ETSI PSD Requirement PDF資料下載
參數(shù)資料
| 型號(hào)： | T7234A |
| 英文描述： | Compliance with the New ETSI PSD Requirement |
| 中文描述： | 符合新的ETSI PSD的要求 |
| 文件頁(yè)數(shù)： | 49/116頁(yè) |
| 文件大?。?/td> | 1056K |
| 代理商： | T7234A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)當(dāng)前第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)
Data Sheet
January 1998
T7256 Single-Chip NT1 (SCNT1) Transceiver
Lucent Technologies Inc.
45
Modes of Operation
To provide flexibility in the system architecture, the T7256 transceiver can operate in stand-alone mode (no micro-
processor) to provide basic NT1 functionality or it can operate under microprocessor control through the serial
interface to provide enhanced NT1 operation. In stand-alone mode, the T7256 automatically handles U- and
S/T-interface activation, control, and maintenance according to the ANSI T1.601 and ITU-T I.430/ANSI T1.605
standards. The device is configured for this mode via internal pull-ups and pull-downs and microprocessor register
default values during an external RESET. Table 26 shows the transceiver control pins that may be relevant in stand-
alone mode.
Table 26. Stand-Alone Mode
In microprocessor mode, the T7256 supports all the features of stand-alone mode, plus allows enhanced control
including S/Q-channel support, TDM highway access, and manual eoc and U overhead bit manipulation. The
microprocessor port can be accessed at any time via the SDI, SDO, and SCK pins (see Microprocessor Interface
Description and Timing Characteristics sections for details). Table 27 shows the transceiver control pins that may
be relevant in microprocessor mode, or whose operation may change based on register settings.
Table 27. Microprocessor Mode
Pin
2
Symbol
OPTOIN
Function
Maintenance pulse streams are decoded and automatically implemented us-
ing the ANSI state machine requirements.
Performs the SYN8K or LBIND depending on the state of SYN8K_CTL/SDI
(pin 12) during an external RESET.
Performs the FTE function. Selects the S/T-interface timing recovery mode.
Performs the PS2E function. Controls the PS2 bit in the transmit U-interface
data stream.
Performs the PS1E function. Controls the PS1 bit in the transmit U-interface
data stream.
Performs the ACTMODE function. Controls the act bit in the transmit
U-interface data stream during 2B+D loopbacks.
Held high or low on powerup or RESET to control SYN8K/LBIND/FS (pin 4).
Held high or low on powerup or RESET to control automatic activation
attempt.
Resets the device. The states of SCK, SDI, and INT are read upon exiting
reset state.
4
SYN8K/LBIND/FS
7
8
FTE/TDMI
PS2E/TDMDO
9
PS1E/TDMCLK
11
ACTMODE/INT
12
15
SYN8K_CTL/SDI
AUTOACT/SCK
43
RESET
Pin
2
4
6
7
8
9
11
12
14
15
Symbol
OPTOIN
Comment
Controlled by microprocessor bit AUTOCTL (register GR0).
Controlled by microprocessor bit TDMEN (register GR2).
Controlled by microprocessor bit AUTOCTL (register GR0).
Controlled by microprocessor bit TDMEN (register GR2).
Controlled by microprocessor bit TDMEN (register GR2).
Controlled by microprocessor bit TDMEN (register GR2).
Interrupt output for the microprocessor interface.
Serial data input for the microprocessor interface.
Serial data output for the microprocessor interface.
Master clock input for the microprocessor interface.
SYN8K/LBIND/FS
ILOSS
FTE/TDMDI
PS2E/TDMDO
PS1E/TDMCLK
ACTMODE/INT
SYN8K_CTL/SDI
SDO
AUTOACT/SCK
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T7237A | Compliance with the New ETSI PSD Requirement |
| T7256A | Compliance with the New ETSI PSD Requirement |
| T7288 | CEPT/E1 Line Interface(CEPT/E1 線接口) |
| T7290A | DS1/T1/CEPT/E1 Line Interface(DS1/T1/CEPT/E1 線接口) |
| T7295-1 | E3 Integrated Line Receiver(E3 集成線接收器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| T7237 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Compliance with the New ETSI PSD Requirement |
| T7237A | 制造商:AGERE 制造商全稱:AGERE 功能描述:Compliance with the New ETSI PSD Requirement |
| T7240 | 制造商:TE Connectivity 功能描述: |
| T7-241A5 | 功能描述:撥動(dòng)開關(guān) ON NONE OFF 2 Pole Standard Bat Handle RoHS:否 制造商:OTTO 觸點(diǎn)形式: 開關(guān)功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 端接類型: 安裝風(fēng)格: 端子密封: 觸點(diǎn)電鍍: 照明: |
| T7-241B1 | 制造商:OTTO 功能描述:Toggle Switches ON NONE ON 2 Pole Standard Bat Handle 制造商:OTTO Engineering Inc 功能描述:Switch Toggle ON None ON DPDT Bat Toggle PC Pins 16A 115VAC 28VDC PC Mount with Threads |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。