- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383876 > T7234A Compliance with the New ETSI PSD Requirement PDF資料下載
參數(shù)資料
| 型號(hào)： | T7234A |
| 英文描述： | Compliance with the New ETSI PSD Requirement |
| 中文描述： | 符合新的ETSI PSD的要求 |
| 文件頁(yè)數(shù)： | 22/116頁(yè) |
| 文件大?。?/td> | 1056K |
| 代理商： | T7234A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)當(dāng)前第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)
Data Sheet
January 1998
T7256 Single-Chip NT1 (SCNT1) Transceiver
18
Lucent Technologies Inc.
S/T-Interface Description
At the S/T-interface, the 4-wire line transceiver meets
the ANSI T1.605 standard, ITU-T I.430 recommenda-
tion, and ETSI ETS 300 012 when used with the proper
line interface circuitry. Refer to the March 1996, T7903
ISA Multiport Wide Area Connection (ISA-MWAC)
Device Data Sheet (DS96-084ISDN). Appendix F of
the ISA-MWAC data sheet is an application brief that
contains detailed information concerning guidelines for
S/T line interface circuit design.
The S/T transceiver interprets the frames received from
the line and generates frames to be transmitted onto
the S/T link. It exchanges full-duplex 2B+D information
with the data flow matrix. The transceiver consists of
two sections, the transmitter and the receiver. The
transmitter is a voltage-limited current source. The
transmitted bits are timed by an internal 192 kHz clock
derived from the U-interface.
The transmitter employs a line coding technique
referred to in the standards as “pseudo-ternary coding
with 100% pulse width,” which is often referred to as
alternate space inversion (ASI) coding. ASI coding rep-
resents a logical 1 by the absence of a pulse and a log-
ical 0 by alternating positive and negative pulses. ASI
is a differential strategy, with positive and negative rails
connecting to the transformer. Current flows through
the transformer only when there is a voltage difference
on the two rails. When a logical one or mark is being
sent, meaning no current is desired, both rails go to a
high-impedance condition. When a positive logical zero
(space) is transmitted, the positive rail forces current to
the negative rail through the transformer. The reverse
occurs for a negative zero. Table 3 and Figure 10 illus-
trate the ASI coding method.
Table 3. Line Transmission Code
* Z = high impedance.
The line receiver is more complex. Since the loop
length to the subscriber(s) is variable, as is the number
of TEs on the loop (1 to 8), the receiver must be suffi-
ciently intelligent to adjust for widely varying input
waveforms. The receiver uses a self-adjusting voltage
threshold comparator to adapt to various loop lengths.
It also features a digital timing recovery circuit employ-
ing either adaptive or fixed timing modes.
The adaptive timing mode can be used on any loop
configuration (point-to-point, extended passive bus,
short passive bus) in which round trip delays are
between 0
μ
s and 42
μ
s and differential delays
between TEs are between 0
μ
s and 3.1
μ
s. This
exceeds the requirement in the standards, which is
0—2
μ
s (see, for example, ITU-T I.430 section A.2.1.3
(p. 58). A differential delay of 0
μ
s is meaningful in the
case of a line transmitter and line receiver directly con-
nected externally in a loopback configuration, so the
receiver can extract the 2B+D information correctly
from the transmitted stream.
A short passive bus configuration permits TEs to be
connected anywhere along the full length of the cable,
with the restriction that the total round trip delay must be
between 10
μ
s and 14
μ
s for all TEs. Thus, worst-case
differential delay between TEs can be as much as 4
μ
s.
If the differential delay is more than 3.1
μ
s, adaptive tim-
ing mode cannot be used. A fixed timing mode is avail-
able for this case. When using fixed timing, the input
stream is sampled 4.2
μ
s after the leading edge of each
192 kHz transmit bit interval. The fixed/adaptive timing
mode is controlled via the FTE pin if the TDM highway
is not enabled (TDMEN = 0 in register GR2, bit 5). Oth-
erwise, it is controlled via the FT microprocessor bit
(register GR2, bit 0).
5-2295 (C)
Figure 10. S/T-Interface ASI Example
Microprocessor Interface Description
The microprocessor interface, used to control and
monitor the device, is compatible with most general-
purpose serial microprocessor interfaces using a syn-
chronous mode of transmission. A detailed description
of the operation follows, and detailed timing information
is given in the Timing Characteristics section.
Registers
The on-chip registers are divided by major circuit block
and by status and control function. Microprocessor reg-
ister control bits associated with the control flow state
machine, eoc state machine, and multiframing control-
ler are ignored when those blocks are enabled (the
device controls the blocks automatically). When the
blocks are disabled, the control bits are used to drive
device operations. The functional summary of the reg-
isters and bits is shown in Figure 11.
Positive Rail
Z*
1
0
Negative Rail
Z*
0
1
Current
0
+1
–1
Logic
1
+0
–0
1
0
1
0
0
1
1
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T7237A | Compliance with the New ETSI PSD Requirement |
| T7256A | Compliance with the New ETSI PSD Requirement |
| T7288 | CEPT/E1 Line Interface(CEPT/E1 線接口) |
| T7290A | DS1/T1/CEPT/E1 Line Interface(DS1/T1/CEPT/E1 線接口) |
| T7295-1 | E3 Integrated Line Receiver(E3 集成線接收器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| T7237 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Compliance with the New ETSI PSD Requirement |
| T7237A | 制造商:AGERE 制造商全稱:AGERE 功能描述:Compliance with the New ETSI PSD Requirement |
| T7240 | 制造商:TE Connectivity 功能描述: |
| T7-241A5 | 功能描述:撥動(dòng)開(kāi)關(guān) ON NONE OFF 2 Pole Standard Bat Handle RoHS:否 制造商:OTTO 觸點(diǎn)形式: 開(kāi)關(guān)功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 端接類型: 安裝風(fēng)格: 端子密封: 觸點(diǎn)電鍍: 照明: |
| T7-241B1 | 制造商:OTTO 功能描述:Toggle Switches ON NONE ON 2 Pole Standard Bat Handle 制造商:OTTO Engineering Inc 功能描述:Switch Toggle ON None ON DPDT Bat Toggle PC Pins 16A 115VAC 28VDC PC Mount with Threads |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。