- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383876 > T7234A Compliance with the New ETSI PSD Requirement PDF資料下載
參數(shù)資料
| 型號： | T7234A |
| 英文描述： | Compliance with the New ETSI PSD Requirement |
| 中文描述： | 符合新的ETSI PSD的要求 |
| 文件頁數(shù)： | 12/116頁 |
| 文件大?。?/td> | 1056K |
| 代理商： | T7234A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁
Data Sheet
January 1998
T7256 Single-Chip NT1 (SCNT1) Transceiver
8
Lucent Technologies Inc.
Pin Information
(continued)
Table 1. Pin Descriptions
(continued)
* I
u
= input with internal pull-up; I
d
= input with internal pull-down.
Pin
11
Symbol
ACTMODE/
INT
Type*
I
u
/O
Name/Function
ACT Bit Mode.
Upon exiting RESET, the state of ACTMODE/INT is read and if
ACTMODE/INT = 1 (default), bit ACTSEL = 1 (register GR2, bit 6). If ACTMODE/
INT= 0 (externally pulled down), then ACTSEL = 0. An internal 100 k
pull-up re-
sistor is on this pin.
Serial Interface Microprocessor Interrupt (Active-Low).
Interrupt output for mi-
croprocessor. Any active, unmasked bit in interrupt registers UIR0, SIR0, or MIR0
will cause INT to go low. The bits in the interrupt registers UIR0, SIR0, and MIR0
will be set on a true condition, independent of the state of the corresponding mask
bits. If a masked, active interrupt bit is subsequently unmasked, the INT pin will go
low to indicate an interrupt for that condition. Reading UIR0, SIR0, or MIR0 clears
the entire register and forces INT high for 50
μ
s. After this interval, INT will again
reflect the state of any unmasked bit in these registers. The global interrupt register
(GIRO) provides a summary status of the UIR0, SIR0, and MIR0 interrupt registers
and indicates if one of the registers currently has an active, unmasked interrupt bit.
SYN8K/LBIND Control.
If this pin is low at the rising edge of RESET, the SYN8K/
LBIND/FS pin performs the SYN8K function. Otherwise, the pin performs the LBIND
function. An internal 100 k
pull-down resistor is on this pin.
Serial Interface Data Input.
Data input for microprocessor interface.
Serial Interface Data Output.
Data output for microprocessor interface. This pin is
3-stated at all times except for when a microprocessor read from the T7256 is taking
place.
Automatic Activation.
If this pin is low at the rising edge of RESET, the AUTOACT
bit is written to 0, creating an activation attempt (see AUTOACT [register GR0, bit
6] description in Table 4). If pin is held high during external RESET, no activation is
attempted. An internal 100 k
pull-down resistor is on this pin.
Serial Interface Clock.
Clock input for microprocessor interface.
Clock Output.
Clock output function to drive other board components. Powerup de-
fault state is high-impedance to minimize power consumption. Programmable via
microprocessor register (register GR0, bits 1 and 2) to provide 15.36 MHz output or
10.24 MHz output. If U-interface is active, the 10.24 MHz output is synchronous with
U-interface timing.
Crystal Oscillator Ground.
Ground lead for crystal oscillator.
Crystal Oscillator Power.
Power supply lead for crystal oscillator.
Crystal #1.
Crystal connection #1 for 15.36 MHz oscillator.
Crystal #2.
Crystal connection #2 for 15.36 MHz oscillator.
Analog Power.
5 V
±
5% power supply leads for analog circuitry.
12
SYN8K_CTL
/SDI
I
d
14
SDO
O
15
AUTOACT/
SCK
I
d
17
CKOUT
O
18
19
20
21
GND
O
V
DDO
X1
X2
V
DDA
—
—
O
I
—
22, 33,
39, 42
23
TNR
O
Transmit Negative Rail for S/T-Interface.
Negative output of S/T-interface analog
transmitter. Connect to transformer through a 121
±
1% resistor.
Transmit Positive Rail for S/T-Interface.
Positive output of S/T-interface analog
transmitter. Connect to transformer through a 121
±
1% resistor.
24
TPR
O
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T7237A | Compliance with the New ETSI PSD Requirement |
| T7256A | Compliance with the New ETSI PSD Requirement |
| T7288 | CEPT/E1 Line Interface(CEPT/E1 線接口) |
| T7290A | DS1/T1/CEPT/E1 Line Interface(DS1/T1/CEPT/E1 線接口) |
| T7295-1 | E3 Integrated Line Receiver(E3 集成線接收器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| T7237 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Compliance with the New ETSI PSD Requirement |
| T7237A | 制造商:AGERE 制造商全稱:AGERE 功能描述:Compliance with the New ETSI PSD Requirement |
| T7240 | 制造商:TE Connectivity 功能描述: |
| T7-241A5 | 功能描述:撥動開關(guān) ON NONE OFF 2 Pole Standard Bat Handle RoHS:否 制造商:OTTO 觸點形式: 開關(guān)功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 端接類型: 安裝風(fēng)格: 端子密封: 觸點電鍍: 照明: |
| T7-241B1 | 制造商:OTTO 功能描述:Toggle Switches ON NONE ON 2 Pole Standard Bat Handle 制造商:OTTO Engineering Inc 功能描述:Switch Toggle ON None ON DPDT Bat Toggle PC Pins 16A 115VAC 28VDC PC Mount with Threads |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。