參數(shù)資料
型號(hào): SYM53C875
廠商: LSI Corporation
英文描述: PCI-Ultra SCSI I/O Processor(PCI-Ultra SCSI I/O處理器)
中文描述: 的PCI -超的SCSI I / O處理器(個(gè)PCI -超的SCSI的I / O處理器)
文件頁(yè)數(shù): 109/243頁(yè)
文件大小: 1362K
代理商: SYM53C875
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)當(dāng)前第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)
SCSI Operating Registers
SYM53C875/875E Data Manual
5-23
Register 14 (94)
Interrupt Status (ISTAT )
(Read/Write)
T his is the only register that can be accessed by the
host CPU while the SYM53C875 is executing
SCRIPT S (without interfering in the operation of
the SYM53C875). It may be used to poll for inter-
rupts if hardware interrupts are disabled. T here
may be stacked interrupts pending; read this regis-
ter after servicing an interrupt to check for stacked
interrupts. For more information on interrupt han-
dling refer to Chapter 2, “Functional Description.”
Bit 7
ABRT (Abort Operation)
Setting this bit aborts the current operation
being executed by the SYM53C875. If this bit
is set and an interrupt is received, reset this bit
before reading the DSTAT register to prevent
further aborted interrupts from being gener-
ated. T he sequence to abort any operation is:
1. Set this bit.
2. Wait for an interrupt.
3. Read the ISTAT register.
4. If the SCSI Interrupt Pending bit is set,
then read the SIST 0 or SIST 1 register to
determine the cause of the SCSI Interrupt
and go back to Step 2.
5. If the SCSI Interrupt Pending bit is clear,
and the DMA Interrupt Pending bit is set,
then write 00h value to this register.
6. Read the DSTAT register to verify the
aborted interrupt and to see if any other
interrupting conditions have occurred.
Bit 6
SRST (Software Reset)
Setting this bit resets the SYM53C875. All
operating registers are cleared to their respec-
tive default values and all SCSI signals are
deasserted. Setting this bit does not cause the
SCSI RST / signal to be asserted. T his reset will
not clear the 53C700 Compatibility bit or any
of the PCI configuration registers. T his bit is
not self-clearing; it must be cleared to clear the
reset condition (a hardware reset will also clear
this bit).
Bit 5
SIGP (Signal Process)
SIGP is a R/W bit that can be written at any
time, and polled and reset via CT EST 2. T he
SIGP bit can be used in various ways to pass a
flag to or from a running SCRIPT S instruc-
tion.
T he only SCRIPT S instruction directly
affected by the SIGP bit is Wait For Selection/
Reselection. Setting this bit causes that
instruction to jump to the alternate address
immediately. T he instructions at the alternate
jump address should check the status of SIGP
to determine the cause of the jump. T he SIGP
bit may be used at any time and is not
restricted to the wait for selection/ reselection
condition.
Bit 4
SE M (Semaphore)
T his bit can be set by the SCRIPT S processor
using a SCRIPT S register write instruction.
T he bit may also be set by an external proces-
sor while the SYM53C875 is executing a
SCRIPT S operation. T his bit enables the
SYM53C875 to notify an external processor of
a predefined condition while SCRIPT S are
running. T he external processor may also
notify the SYM53C875 of a predefined condi-
tion and the SCRIPT S processor may take
action while SCRIPT S are executing.
ABRT
7
SRST
6
SIGP
5
SEM
4
CON
3
INTF
2
SIP
1
DIP
0
Default>>>
0
0
0
0
0
0
0
0
相關(guān)PDF資料
PDF描述
SYM53C875E PCI-Ultra SCSI I/O Processor(PCI-Ultra SCSI I/O 處理器)
SYM53C876E PCI-Dual Channel SCSI Multi-function Controller(PCI-雙通道SCSI多功能控制器)
SYM53C876 PCI-Dual Channel SCSI Multi-Function Controller(PCI 雙通道SCSI多功能控制器)
SYM53C895A PCI to Ultra2 SCSI Controller(PCI與Ultra2 SCSI連接控制器)
SYM53C895 PCI to Ultra2 SCSI I/O Processor with LVD(Low Voltage Differential Link)Universal Transceivers(PCI與Ultra2 SCSI I/O接口處理器(帶低電壓差分連接通用收發(fā)器))
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SYM53C876E(PBGA) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SCSI Bus Interface/Controller
SYM53C876E(PQFP) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SCSI Bus Interface/Controller
SYM53C885 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC
SYM53C896 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BUS CONTROLLER
SYM-63LH+ 制造商:MINI 制造商全稱:Mini-Circuits 功能描述:Frequency Mixer