
Smart Card Controller Programming Model
234
September 2005
SCPS110
13.9 Smart Card Base Address Register 1
Each socket has its own base address register. For example, a device supports three Smart Card sockets uses
three base address registers, BA1 (socket 0), BA2 (socket 1) and BA3 (socket 2). The PCIxx12 controller
supports one Smart Card socket.
This register is used by this function to determine where to forward a memory transaction to the Smart Card
control and communication register sets. Bits 3112 of this register are read/write and allow the base address
to be located anywhere in the 32-bit PCI memory space on 4-Kbyte boundaries and the window size is always
4K bytes. Bits 114 are read-only and always return 00h. Write transactions to these bits have no effect. Bit
3 (0b) specifies that these windows are nonprefetchable. Bits 21 (00b) specify that this memory window can
allocate anywhere in the 32-bit address space.
Function 4 register offset: 14h
Register type:
Read/Write, Read-only
Default value:
0000 0000h
BIT NUMBER
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
RESET STATE
0
BIT NUMBER
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
RESET STATE
0
13.10 Subsystem Vendor Identification Register
This register is read-update and can be modified through the subsystem vendor ID alias register. Default value
is 104Ch. This default value complies with the WLP (Windows Logo Program) requirements without BIOS or
EEPROM configuration. All bits in this register are reset by GRST only.
Function 4 register offset: 2Ch
Register type:
Read/Update
Default value:
104Ch
BIT NUMBER
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
RESET STATE
0
1
0
1
0
1
0
13.11 Subsystem Identification Register
This register is read-update and can be modified through the subsystem ID alias register. This register has
no effect to the functionality. Default value is 8035h. This default value complies with the WLP (Windows Logo
Program) requirements without BIOS or EEPROM configuration. All bits in this register are reset by GRST
only.
Function 4 register offset: 2Eh
Register type:
Read/Update
Default value:
8035h
BIT NUMBER
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
RESET STATE
1
0
1
0
1
0
1
13.12 Capabilities Pointer Register
The power-management capabilities pointer register provides a pointer into the PCI configuration header
where the power-management register block resides. Since the PCI power-management registers begin at
44h, this read-only register is hardwired to 44h.
Function 4 register offset: 34h
Register type:
Read-only
Default value:
44h
BIT NUMBER
7
6
5
4
3
2
1
0
RESET STATE
0
1
0
1
0