參數(shù)資料
型號(hào)： SII3531ACNU
元件分類(lèi)： 總線(xiàn)控制器
英文描述： PCI BUS CONTROLLER, QCC48
封裝： 7 X 7 MM, 0.40 MM PITCH, LEAD FREE, QFN-48
文件頁(yè)數(shù)： 44/81頁(yè)
文件大?。?/td> 532K
代理商： SII3531ACNU
PCI Express to Serial ATA Controller
Data Sheet
Silicon Image, Inc.
2006 Silicon Image, Inc.
SiI-DS-0208-C
49
6.1.14 MSI Capability
Address Offset: 5CH
Access Type: Read/Write
Reset Value: 0x0080_7005
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
Reserved
64-bit
Addr
Multiple
Message
Enable
Multiple
Message
Capable
MS
IE
n
a
b
le
Next Capability Pointer
Capability ID
This register defines the MSI Capability Message Control. The register bits are defined below.
Bit [31:24]: Reserved (R) – This bit field is reserved and returns zeros on a read.
Bit [23]: 64-bit Addr (R) – 64-bit Address Capable. This bit is hardwired to 1.
Bit [22:20]: Multiple Message Enable (R/W) – This bit field defaults to 000B.
Bit [19:17]: Multiple Message Capable (R) – This bit field is hardwired to 000B.
Bit [16]: MSI Enable (R/W) – This bit is set to enable Message Signaled Interrupts.
Bit [15:08]: Next Capability Pointer (R) –Next Capability Pointer. This bit field is hardwired to 70H to point to the
3
rd Capabilities register, the PCI Express Capability.
Bit [07:00]: Capability ID (R) – This bit field is hardwired to 05H to indicate that this is a MSI Capability.
6.1.15 Message Address
Address Offset: 60H-67H
Access Type: Read/Write
Reset Value: 0x0000_0000_0000_0000
63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32
Message Address Upper
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
Message Address
00
This register specifies the memory address for an MSI memory write transaction. The memory address must be of a Dword
(bits 1:0 must be 0).
6.1.16 MSI Message Data
Address Offset: 68H
Access Type: Read/Write
Reset Value: 0x0000_0000
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
Reserved
Message Data
This register specifies the MSI Message Data. The register bits are defined below.
Bit [31:16]: Reserved (R) – This bit field is reserved and returns zeros on a read.
Bit [15:00]:
Message Data (R/W) – This bit field specifies the Message Data for an MSI memory write
transaction.
相關(guān)PDF資料
PDF描述
SIO10N268-NU MULTIFUNCTION PERIPHERAL, PQFP128
SIS300 GRAPHICS PROCESSOR, PBGA365
SK12430PJT 800 MHz, OTHER CLOCK GENERATOR, PQCC28
SK12439PJ 800 MHz, OTHER CLOCK GENERATOR, PQCC28
SK12439PJT 800 MHz, OTHER CLOCK GENERATOR, PQCC28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SII3611 制造商:SILICONIMAGE 制造商全稱(chēng):SILICONIMAGE 功能描述:SATALink Device Bridge
SII3611CT80-1.5 制造商:SILICON IMAGE 功能描述:3611CT80-1.5
SII3723 制造商:SILICONIMAGE 制造商全稱(chēng):SILICONIMAGE 功能描述:Third Generation SATA Port Multiplier Storage Processor
SiI3723CNU 制造商:Silicon Image Inc 功能描述:
SII3726 制造商:SILICONIMAGE 制造商全稱(chēng):SILICONIMAGE 功能描述:SATA Port Multiplier
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*