參數(shù)資料
型號: SII3531ACNU
元件分類: 總線控制器
英文描述: PCI BUS CONTROLLER, QCC48
封裝: 7 X 7 MM, 0.40 MM PITCH, LEAD FREE, QFN-48
文件頁數(shù): 24/81頁
文件大?。?/td> 532K
代理商: SII3531ACNU
PCI Express to Serial ATA Controller
Data Sheet
Silicon Image, Inc.
2006 Silicon Image, Inc.
SiI-DS-0208-C
30
5.3.8
PACKET Command PRB Structure
Table 5-7 shows the layout for PACKET commands. The Control and protocol override fields must be populated as described
above. The PACKET PRB FIS area is structured the same as a standard ATA command. The FIS area contains the PACKET
ATA command. After the initial PACKET command is transmitted, the device will respond with a “PIO Setup” FIS, requesting a
12 or 16-byte ATAPI command. The host driver must populate the area normally used for the first SGE with the desired
ATAPI command. The length of the ATAPI command is determined by the value of the packet length bit (Port Control, bit 5).
If packet length is 0, 12 bytes will be transmitted. If packet length is one, 16 bytes will be transmitted. The packet length field
must be initialized with the packet length value returned by the device in the IDENTIFY PACKET command. Table 5-7 shows
a representative 12-byte ATAPI command layout. The highlighted ATAPI packet is an example typical of some commands;
other command packets will have different formats within the highlighted bytes.
31
0
Protocol Override
Control
0x00
Received Transfer Count
0x04
Features / Error
Command / Status
C
R
PMP
FIS Type
0x08
Dev/Head
Cyl High
Cyl Low
Sector Number
0x0C
Features (Exp)
Cyl High (Exp)
Cyl Low (Exp)
Sector Num (Exp)
0x10
Device Control
Reserved
Sector Count (Exp)
Sector Count
0x14
Reserved
0x18
Reserved – Must Be Zero
0x1C
LBA
LBA (MSB)
Reserved
ATAPI opcode
0x20
XFR Length (MSB)
Reserved
LBA (LSB)
LBA
0x24
Reserved
XFR Length (LSB)
0x28
Reserved
0x2C
SGE1 Data Address Low
0x30
SGE1 Data Address High
0x34
SGE1Data Count
0x38
SGE1 TRM
SGE1 LNK
SGE1 DRD
SGE1 XCF
Reserved[27:0]
0x3C
Table 5-7 Port Request Block For PACKET Command
The SiI3531A does not decode the ATAPI command to determine the necessity or direction of any associated data transfer.
The host driver must supply this information by setting control_packet_read (control field, bit4) or control_packet_write (control
field, bit 5) for any PACKET command that requires data transfer. Failure to set one of these bits for an ATAPI command that
requests data transfer will result in an Overrun or Underrun Command Error condition.
相關(guān)PDF資料
PDF描述
SIO10N268-NU MULTIFUNCTION PERIPHERAL, PQFP128
SIS300 GRAPHICS PROCESSOR, PBGA365
SK12430PJT 800 MHz, OTHER CLOCK GENERATOR, PQCC28
SK12439PJ 800 MHz, OTHER CLOCK GENERATOR, PQCC28
SK12439PJT 800 MHz, OTHER CLOCK GENERATOR, PQCC28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SII3611 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:SATALink Device Bridge
SII3611CT80-1.5 制造商:SILICON IMAGE 功能描述:3611CT80-1.5
SII3723 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:Third Generation SATA Port Multiplier Storage Processor
SiI3723CNU 制造商:Silicon Image Inc 功能描述:
SII3726 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:SATA Port Multiplier