參數(shù)資料
型號(hào)： SII3531ACNU
元件分類： 總線控制器
英文描述： PCI BUS CONTROLLER, QCC48
封裝： 7 X 7 MM, 0.40 MM PITCH, LEAD FREE, QFN-48
文件頁(yè)數(shù)： 3/81頁(yè)
文件大?。?/td> 532K
代理商： SII3531ACNU
PCI Express to Serial ATA Controller
Data Sheet
Silicon Image, Inc.
2006 Silicon Image, Inc.
SiI-DS-0208-C
11
2.2 SATA Interface Timing Specifications
Limits
Symbol
Parameter
Condition
Min
Typ
Max
Unit
TTX_RISE_FALL
Rise and Fall time at
transmitter
20%-80% at Gen 1
20%-80% at Gen 2
100
67
273
136
ps
TTX_TOL_FREQ
Tx Frequency Long Term
Stability
-350
+350
ppm
Table 2-5 SATA Interface Timing Specifications
2.3 SATA Interface Transmitter Output Jitter Characteristics
Limits
Symbol
Parameter
Condition
Min
Typ
Max
Unit
TJ5UI_15G
Total Jitter, Data-Data 5UI
Measured at Tx output pins
peak to peak phase variation
Random data pattern
80
ps
DJ5UI_15G
Deterministic Jitter, Data-
Data 5UI
Measured at Tx output pins
peak to peak phase variation
Random data pattern
50
ps
TJ250UI_15G
Total Jitter, Data-Data
250UI
Measured at Tx output pins
peak to peak phase variation
Random data pattern
85
ps
DJ250UI_15G
Deterministic Jitter, Data-
Data 250UI
Measured at Tx output pins
peak to peak phase variation
Random data pattern
55
ps
Table 2-6 SATA Interface Transmitter Output Jitter Characteristics, 1.5 Gb/s
Limits
Symbol
Parameter
Condition
Min
Typ
Max
Unit
TJfBAND/10_3G
Total Jitter, fC3dB=fBAUD/10
Measured at SATA Compliance
Point
clock pattern
Load = LL Laboratory Load
70*
ps
DJfBAND/10_3G
Deterministic Jitter,
fC3dB=fBAUD/10
Measured at SATA Compliance
Point
clock pattern
Load = LL Laboratory Load
45*
ps
TJfBAND/500_3G
Total Jitter, fC3dB=fBAUD/500
Measured at SATA Compliance
Point
Random data pattern
Load = LL Laboratory Load
80
ps
DJfBAND/500_3G
Deterministic Jitter,
fC3dB=fBAUD/500
Measured at SATA Compliance
Point
Random data pattern
Load = LL Laboratory Load
55
ps
Table 2-7 SATA Interface Transmitter Output Jitter Characteristics, 3 Gb/s
* With fC3dB=fBAUD/10 bandwidth, jitter analysis algorithm provided by oscilloscope manufacture requires full transition density
which is clock pattern. A series resistor of 75ohms should be populated close to the VDDX pin
相關(guān)PDF資料
PDF描述
SIO10N268-NU MULTIFUNCTION PERIPHERAL, PQFP128
SIS300 GRAPHICS PROCESSOR, PBGA365
SK12430PJT 800 MHz, OTHER CLOCK GENERATOR, PQCC28
SK12439PJ 800 MHz, OTHER CLOCK GENERATOR, PQCC28
SK12439PJT 800 MHz, OTHER CLOCK GENERATOR, PQCC28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SII3611 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:SATALink Device Bridge
SII3611CT80-1.5 制造商:SILICON IMAGE 功能描述:3611CT80-1.5
SII3723 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:Third Generation SATA Port Multiplier Storage Processor
SiI3723CNU 制造商:Silicon Image Inc 功能描述:
SII3726 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:SATA Port Multiplier
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*