
Serial Scan Interface
(Continued)
Following a read of a partial long word, the embedded test
software must adjust the position of the valid bits read from
the TDI_SM shifter/buffer or the position of the expected
data to assure that an accurate comparison is made (and the
non-meaningful bits are masked).
TDO_SM IMPLEMENTATION
The behavior of the TDO_SM output depends on the current
macro type that is being processed and the SETUP register
bits 11 and 10, as shown in
Table 13
, regardless of the TAP
tracker state. For shift macros, the TDO_SM output also
depends on the current macro structure’s TMS_SM bit num-
ber as explained below.
TABLE 13. TDO_SM Output Behavior
SETUP[11:10]
00
01 or 10
11
TDO_SM
Hold Previous value
Default TDO value (Bit 6 of the SETUP register) (Note 10)
High Impedance
Note 10:
Default TDO value (bit 6 of the SETUP register) may be set to a 0 when SETUP[11:10]=01 and to a 1 when SETUP[11:10]=10.
For BIST and STATE macros, the TDO_SM output behaves
exactly as shown in the above table, however, for the shift
macros, with or without capture, the TDO_SM output be-
haves as per the table only when the corresponding
TMS_SM output is not driven by the macro structure bit 7 or
8. On each falling edge of the TCK_SM following the
TCK_SM’s falling edge on which the TMS_SM changes
state from bit 6 of the macro structure to the bit 7of the macro
structure, the serial test vector data fetched from the
Hardware Interface Details
memory will be presented on the TDO_SM output. On the
falling edge of the TCK_SM on which the final bit of the test
vector is presented on the TDO_SM output, the TMS_SM
will be presented with the macro structure bit 8. On the
consequent TCK_SM falling edges and on the TCK_SM
falling edges before the TMS_SM changes state from bit 6 to
bit 7 of the macro structure the TDO_SM will behave as per
the table above.
TABLE 14. System Interface Signal Description
Signal Name
No. of
Bits
1
Pin Type
Driver Type
Freq.
MHz
66
Description
SCK
I
LVTTL
System Clock: This is the main clock signal to the STA101.
SCK is used to clock all internal circuitry
Hardware Reset signal (with hysteresis (H)): This is the
STA101 asynchronous reset signal.This signal resets the
entire STA101 and sets all registers to their respective
default values.
Output enable: Tristates all dot1 outputs when high.
RST
1
I,H
LVTTL
N/A
OE
1
I
LVTTL
N/A
TABLE 15. Parallel Processor Interface Signal Descriptions
Signal Name
No. of
Bits
16
Pin Type
Driver Type
Freq.
MHz
N/A
Description
DATA(31:16)
I/O
LVTTL
(weakest
driver)
LVTTL
LVTTL
Bidirectional Data Bus. Not bonded out in packaged part.
These are only used in the 32-bit macro version.
DATA(15:0)
ADDRESS(4:0)
16
5
I/O
I
N/A
N/A
Bidirectional Data Bus.
Address Bus
10121536
FIGURE 10. Reading a Partial Long Word from the TDI_SM Memory
S
www.national.com
20