
II BUS MODULES: HIGH-SPEED DMA (HSDMA)
II-1-10
EPSON
S1C33E07 TECHNICAL MANUAL
Address increment/decrement control
Standard mode (HSDMAADV (D0/0x30119C) = 0, default)
The source and/or destination addresses can be incremented or decremented when one data transfer is complet-
ed. SxIN[1:0] (D[13:12]/0x301126 + 0x10x) (for source address) and DxIN[1:0] (D[13:12]/0x30112A + 0x10
x
) (for destination address) are used to set this function.
SxIN[1:0]: Ch.x Source Address Control Bits in the HSDMA Ch.x High-Order Source Address Setup
Register (D[13:12]/0x301126 + 0x10x)
DxIN[1:0]: Ch.x Destination Address Control Bits in the HSDMA Ch.x High-Order Destination Address
Setup Register (D[13:12]/0x30112A + 0x10x)
SxIN[1:0]/DxIN[1:0] = 00: address fixed (default)
The address is not changed by a data transfer performed. Even when transferring multiple data, the transfer
data is always read/write from/to the same address.
SxIN[1:0]/DxIN[1:0] = 01: address decremented without initialization
The address is decremented by an amount equal to the specified data size when one data transfer is com-
pleted. The address that has been decremented during transfer does not return to the initial value.
SxIN[1:0]/DxIN[1:0] = 10: address incremented with initialization
The address is incremented by an amount equal to the specified data size when one data transfer is com-
pleted. In single transfer mode, the address that has been incremented during transfer does not return to
the initial value. In successive transfer modes, the incremented address returns to the initial value when the
specified number of transfers is completed. In block transfer mode, the incremented address returns to the
initial value when the block transfer is completed.
SxIN[1:0]/DxIN[1:0] = 11: address incremented without initialization
The address is incremented by an amount equal to the specified data size when one data transfer is com-
pleted. The address that has been incremented during transfer does not return to the initial value.
Advanced mode (HSDMAADV (D0/0x30119C) = 1)
The address control conditions set using SxIN[1:0] (D[13:12]/0x301126 + 0x10x) and DxIN[1:0] (D[13:12]/
0x30112A + 0x10x) are effective in advanced mode. Furthermore, advanced mode allows selection of “Address
decremented with initialization.” This condition can be selected using the SxID (D4/0x301162 + 0x10x) and
DxID (D5/0x301162 + 0x10x).
SxID: Ch.x Source Address Control Bit in the HSDMA Ch.x Control Register for ADV mode
(D4/0x301162 + 0x10x)
DxID: Ch.x Destination Address Control Bit in the HSDMA Ch.x Control Register for ADV mode
(D5/0x301162 + 0x10x)
When SxID (D4/0x301162 + 0x10x) and/or DxID (D5/0x301162 + 0x10x) are set to 0 (default), the condi-
tions selected using SxIN[1:0] (D[13:12]/0x301126 + 0x10x) and/or DxIN[1:0] (D[13:12]/0x30112A + 0x10x)
are effective. When SxID (D4/0x301162 + 0x10x) and/or DxID (D5/0x301162 + 0x10x) are set to 1, “Address
decremented with initialization” is selected.
SxID/DxID = 1: address decremented with initialization
The address is decremented by an amount equal to the specified data size when one data transfer is com-
pleted. In single transfer mode, the address that has been decremented during transfer does not return to
the initial value. In successive transfer modes, the decremented address returns to the initial value when the
specified number of transfers is completed. In block transfer mode, the decremented address returns to the
initial value when the block transfer is completed.