
II BUS MODULES: HIGH-SPEED DMA (HSDMA)
II-1-8
EPSON
S1C33E07 TECHNICAL MANUAL
II.1.3.3 Setting the Registers in Dual-Address Mode
Make sure that the HSDMA channel is disabled (HSx_EN (D0/0x30112C + 0x10x) = 0) before setting the control
information.
HSx_EN: Ch.x Enable Bit in the HSDMA Ch.x Enable Register (D0/0x30112C + 0x10x)
Address mode
The address mode select bit DUALMx (D15/0x301122 + 0x10x) should be set to 1 (dual-address mode). This
bit is set to 0 (single-address mode) at initial reset.
DUALMx: Ch.x Address Mode Select Bit in the HSDMA Ch.x Control Register (D15/0x301122 + 0x10x)
Transfer mode
A transfer mode should be set using DxMOD[1:0] (D[15:14]/0x30112A + 0x10x).
DxMOD[1:0]: Ch.x Transfer Mode Select Bits in the HSDMA Ch.x High-Order Destination Address Setup
Register (D[15:14]/0x30112A + 0x10x)
The following three transfer modes are available:
Single transfer mode (DxMOD[1:0] (D[15:14]/0x30112A + 0x10x) = 00, default)
In this mode, a transfer operation invoked by one trigger is completed after transferring one unit of data of the
specified size. If data transfer need to be performed a number of times as set by the transfer counter, an equal
number of triggers are required.
Successive transfer mode (DxMOD[1:0] (D[15:14]/0x30112A + 0x10x) = 01)
In this mode, data transfer operations are performed by one trigger a number of times as set by the transfer
counter. The transfer counter is decremented to 0 each time data is transferred.
Block transfer mode (DxMOD[1:0] (D[15:14]/0x30112A + 0x10x) = 10)
In this mode, a transfer operation invoked by one trigger is completed after transferring one block of data of the
size set by BLKLENx[7:0] (D[7:0]/0x301120 + 0x10x). If a block transfer need to be performed a number of
times as set by the transfer counter, an equal number of triggers are required.
Transfer data size
Standard mode (HSDMAADV (D0/0x30119C) = 0, default)
DATSIZEx (D14/0x301126 + 0x10x) is used to set the unit size of data to be transferred.
A half-word size (16 bits) is assumed if this bit is 1 and a byte size (8 bits) is assumed if this bit is 0 (default).
DATSIZEx: Ch.x Transfer Data Size Select Bit in the HSDMA Ch.x High-Order Source Address Setup
Register (D14/0x301126 + 0x10x)
Advanced mode (HSDMAADV (D0/0x30119C) = 1)
In advanced mode, WORDSIZEx (D0/0x301162 + 0x10x) is provided to select word size (32 bits) in addition
to half-word size and byte size that can be selected using DATSIZEx (D14/0x301126 + 0x10x).
WORDSIZEx:Ch.x Transfer Data Size Select Bit in the HSDMA Ch.x Control Register for ADV mode
(D0/0x301162 + 0x10x)
Table II.1.3.3.1 Transfer Data Size Selectable in Advanced Mode
WORDSIZEx
1
0
Transfer data size
Word (32 bits)
Half-word (16 bits)
Byte (8 bits)
DATSIZEx
X
1
0