
III PERIPHERAL MODULES 1 (SYSTEM): INTERRUPT CONTROLLER (ITC)
S1C33E07 TECHNICAL MANUAL
EPSON
III-2-15
III
ITC
Address
0x00300294
0x00300295
0x00300296
0x00300297
0x00300298
0x00300299
0x0030029A
0x0030029B
0x0030029C
0x0030029F
0x003002A0
0x003002A1
0x003002A2
0x003002A3
0x003002A4
0x003002A6
0x003002A7
0x003002A9
0x003002AA
0x003002AC
0x003002AD
0x003002AE
0x003002AF
0x003003C4
Function
Enables IDMA requests by port input 0–3, HSDMA
Ch.0–1, and 16-bit timer 0.
Enables IDMA requests by 16-bit timer 1–4.
Enables IDMA requests by 16-bit timer 5 and Serial
I/F Ch.0.
Enables IDMA requests by serial I/F Ch.1, A/D
converter, and port input 4–7.
Selects HSDMA Ch.0–1 trigger sources.
Selects HSDMA Ch.2–3 trigger sources.
Invokes HSDMA.
Sets IDMA invocation by LCDC, serial I/F Ch.2, and
SPI.
Enables IDMA requests by LCDC, serial I/F Ch.2, and
SPI.
Selects flag set/reset method.
Sets interrupt level for port input 8–9 interrupts.
Sets interrupt level for port input 10–11 interrupts.
Sets interrupt level for port input 12–13 interrupts.
Sets interrupt level for port input 14–15 interrupts.
Sets interrupt level for I2S interrupts.
Enables port input 8–15 interrupts.
Enables I2S interrupts.
Indicates/resets port input 8–15 interrupt status.
Indicates/resets I2S interrupt status.
Sets IDMA invocation by port input 8–15.
Sets IDMA invocation by I2S.
Enables IDMA requests by port input 8–15.
Enables IDMA requests by I2S.
Selects ports used for FPT8–FPT11 port input
interrupts. (GPIO register)
Register name
Port Input 0–3, HSDMA Ch.0–1, 16-bit Timer 0
IDMA Enable Register (pIDMAEN_DEP03_DEHS_DE16T0)
16-bit Timer 1–4 IDMA Enable Register
(pIDMAEN_DE16T14)
16-bit Timer 5, Serial I/F Ch.0 IDMA Enable Register
(pIDMAEN_DE16T5_DESIF0)
Serial I/F Ch.1, A/D, Port Input 4–7 IDMA Enable
Register (pIDMAEN_DESIF1_DEAD_DEP47)
HSDMA Ch.0–1 Trigger Set-up Register
(pHSDMA_HTGR1)
HSDMA DMA Ch.2–3 Trigger Set-up Register
(pHSDMA_HTGR2)
HSDMA Software Trigger Register
(pHSDMA_HSOFTTGR)
LCDC, Serial I/F Ch.2, SPI IDMA Request Register
(pIDMAREQ_RLCDC_RSIF2_RSPI)
LCDC, Serial I/F Ch.2, SPI IDMA Enable Register
(pIDMAEN_DELCDC_DESIF2_DESPI)
Flag Set/Reset Method Select Register (pRST_RESET)
Port Input 8–9 Interrupt Priority Register (pINT_PP89L)
Port Input 10–11 Interrupt Priority Register
(pINT_PP1011L)
Port Input 12–13 Interrupt Priority Register
(pINT_PP1213L)
Port Input 14–15 Interrupt Priority Register
(pINT_PP1415L)
I2S Interrupt Priority Register (pINT_PI2S)
Port Input 8–15 Interrupt Enable Register (pINT_EP815)
I2S Interrupt Enable Register (pINT_EI2S)
Port Input 8–15 Interrupt Cause Flag Register
(pINT_FP815)
I2S Interrupt Cause Flag Register (pINT_FI2S)
Port Input 8–15 IDMA Request Register
(pIDMAREQ_RP815)
I2S IDMA Request Register (pIDMAREQ_RI2S)
Port Input 8–15 IDMA Enable Register
(pIDMAEN_DEP815)
I2S IDMA Enable Register (pIDMAEN_DEI2S)
Port Input Interrupt Select Register 3
(pPINTSEL_SPT811)
Size
8
The following describes each ITC control register.
The ITC control registers are mapped in the 8-bit device area from 0x300260 to 0x3002AF, and can be accessed in
units of bytes.
Notes: When setting the ITC control registers, be sure to write a 0, and not a 1, for all “reserved bits.”
The control registers for port input interrupts 8 to 11 change their functions for the SPI, USB,
and DCSIO interrupts by setting the Port Input Interrupt Select Register 3 (0x3003C4).
Address 0x300275 is a reserved register. Be sure not to write 1 to D[3:0] in this address.