
III PERIPHERAL MODULES 1 (SYSTEM): INTERRUPT CONTROLLER (ITC)
S1C33E07 TECHNICAL MANUAL
EPSON
III-2-1
III
ITC
III.2 Interrupt Controller (ITC)
The S1C33E07 contains an interrupt controller, making it possible to control all interrupts generated by the internal
peripheral circuits. This section explains the functions of this interrupt controller centering around the method for
controlling maskable interrupts. For details about the various causes and conditions under which interrupts are
generated, refer to the description of each peripheral circuit in this manual.
III.2.1 Outline of Interrupt Functions
III.2.1.1 Maskable Interrupts
The ITC can handle 55 kinds of maskable interrupts. Table III.2.1.1.1 shows the trap table in the S1C33E07.
Table III.2.1.1.1 Trap Table
IDMA
Ch.
–
1
2
3
4
–
5
6
–
7
8
–
9
10
–
11
12
–
13
14
–
15
16
–
17
18
–
Priority
1
–
4
3
–
2
5
6
–
High
↑
↓
Low
Vector number
(Hex address)
0(Base)
1
2(Base+8)
3(Base+0C)
4–5
6(Base+18)
0x60000
7(Base+1C)
8–10
11(Base+2C)
12(Base+30)
13(Base+34)
14(Base+38)
15(Base+3C)
16(Base+40)
17(Base+44)
18(Base+48)
19(Base+4C)
20(Base+50)
21(Base+54)
22(Base+58)
23(Base+5C)
24(Base+60)
25(Base+64)
26(Base+68)
27–29
30(Base+78)
31(Base+7C)
32–33
34(Base+88)
35(Base+8C)
36–37
38(Base+98)
39(Base+9C)
40–41
42(Base+A8)
43(Base+AC)
44–45
46(Base+B8)
47(Base+BC)
48–49
50(Base+C8)
51(Base+CC)
52–55
Exception/interrupt name
(peripheral circuit)
Reset
reserved
ext exception
Undefined instruction exception
reserved
Address misaligned exception
Debugging exception
NMI
reserved
Illegal interrupt exception
Software exception 0
Software exception 1
Software exception 2
Software exception 3
Port input interrupt 0
Port input interrupt 1
Port input interrupt 2
Port input interrupt 3
Key input interrupt 0
Key input interrupt 1
High-speed DMA Ch.0
High-speed DMA Ch.1
High-speed DMA Ch.2
High-speed DMA Ch.3
Intelligent DMA
reserved
16-bit timer 0
reserved
16-bit timer 1
reserved
16-bit timer 2
reserved
16-bit timer 3
reserved
16-bit timer 4
reserved
16-bit timer 5
reserved
Cause of exception/interrupt
Low input to the reset pin
–
ext instruction (illegal use)
Undefined instruction
–
Memory access instruction
brk instruction, etc.
Low input to the #NMI pin
or watchdog timer overflow
–
Occurrence of illegal interrupt from ITC
int instruction
Edge (rising or falling) or level (High or Low)
Rising or falling edge
High-speed DMA Ch.0, end of transfer
High-speed DMA Ch.1, end of transfer
High-speed DMA Ch.2, end of transfer
High-speed DMA Ch.3, end of transfer
Intelligent DMA, end of transfer
–
Timer 0 compare-match B
Timer 0 compare-match A
–
Timer 1 compare-match B
Timer 1 compare-match A
–
Timer 2 compare-match B
Timer 2 compare-match A
–
Timer 3 compare-match B
Timer 3 compare-match A
–
Timer 4 compare-match B
Timer 4 compare-match A
–
Timer 5 compare-match B
Timer 5 compare-match A
–