
II BUS MODULES: HIGH-SPEED DMA (HSDMA)
S1C33E07 TECHNICAL MANUAL
EPSON
II-1-9
II
HSDMA
Block length
When using block transfer mode (DxMOD[1:0] (D[15:14]/0x30112A + 0x10x) = 10), the data block length (in
units of the selected transfer data size) should be set using BLKLENx[7:0] (D[7:0]/0x301120 + 0x10x).
BLKLENx[7:0]: Ch.x Block Length Bits in the HSDMA Ch.x Transfer Counter Register
(D[7:0]/0x301120 + 0x10x)
Note: When performing data transfer in block transfer mode, the block size must not be set to 0.
In single transfer and successive transfer modes, BLKLENx[7:0] (D[7:0]/0x301120 + 0x10x) is used as bits 7–
0 of the transfer counter.
Transfer counter
Block transfer mode
In block transfer mode, up to 16 bits of transfer count can be specified using TCx_L[7:0] (D[15:8]/0x301120 +
0x10x) and TCx_H[7:0] (D[7:0]/0x301122 + 0x10x).
TCx_L[7:0]: Ch.x Transfer Counter [7:0] Bits in the HSDMA Ch.x Transfer Counter Register
(D[15:8]/0x301120 + 0x10x)
TCx_H[7:0]: Ch.x Transfer Counter [15:8] Bits in the HSDMA Ch.x Control Register
(D[7:0]/0x301122 + 0x10x)
Single transfer and successive transfer modes
In single transfer and successive transfer modes, up to 24 bits of transfer count can be specified using
BLKLENx[7:0] (D[7:0]/0x301120 + 0x10x), TCx_L[7:0] (D[15:8]/0x301120 + 0x10x) and TCx_H[7:0]
(D[7:0]/0x301122 + 0x10x).
Note: The transfer count thus set is decremented according to the transfers performed. If the transfer
count is set to 0, it is decremented to all Fs by the first transfer performed. This means that you
have set the maximum value that is determined by the number of bits available.
Source and destination addresses
Standard mode (HSDMAADV (D0/0x30119C) = 0, default)
In standard mode, a 28-bit source address and a 28-bit destination address for DMA transfer can be speci-
fied using SxADRL[15:0] (D[15:0]/0x301124 + 0x10x), SxADRH[11:0] (D[11:0]/0x301126 + 0x10x),
DxADRL[15:0] (D[15:0]/0x301128 + 0x10x) and DxADRH[11:0] (D[11:0]/0x30112A + 0x10x).
SxADRL[15:0]: Ch.x Source Address[15:0] in the HSDMA Ch.x Low-Order Source Address Setup Register
(D[15:0]/0x301124 + 0x10x)
SxADRH[11:0]: Ch.x Source Address[27:16] in the HSDMA Ch.x High-Order Source Address Setup
Register (D[11:0]/0x301126 + 0x10x)
DxADRL[15:0]: Ch.x Destination Address[15:0] in the HSDMA Ch.x Low-Order Destination Address Setup
Register (D[15:0]/0x301128 + 0x10x)
DxADRH[11:0]: Ch.x Destination Address[27:16] in the HSDMA Ch.x High-Order Destination Address
Setup Register (D[11:0]/0x30112A + 0x10x)
Advanced mode (HSDMAADV (D0/0x30119C) = 1)
In advanced mode, a 32-bit source address and a 32-bit destination address for DMA transfer can be speci-
fied using SxADRL[15:0] (D[15:0]/0x301164 + 0x10x), SxADRH[15:0] (D[15:0]/0x301166 + 0x10x),
DxADRL[15:0] (D[15:0]/0x301168 + 0x10x) and DxADRH[15:0] (D[15:0]/0x30116A + 0x10x).
SxADRL[15:0]: Ch.x Source Address[15:0] in the HSDMA Ch.x Low-Order Source Address Setup Register
for ADV mode (D[15:0]/0x301164 + 0x10x)
SxADRH[15:0]: Ch.x Source Address[31:16] in the HSDMA Ch.x High-Order Source Address Setup
Register for ADV mode (D[15:0]/0x301166 + 0x10x)
DxADRL[15:0]: Ch.x Destination Address[15:0] in the HSDMA Ch.x Low-Order Destination Address Setup
Register for ADV mode (D[15:0]/0x301168 + 0x10x)
DxADRH[15:0]: Ch.x Destination Address[31:16] in the HSDMA Ch.x High-Order Destination Address
Setup Register for ADV mode (D[15:0]/0x30116A + 0x10x)
Note: In advanced mode, be sure to use the control registers for advanced mode to set source/destina-
tion addresses.